

APPENDIX A. KIT-NB85E-TP INTERNAL COMMANDS

This appendix describes the KIT-NB85E-TP internal commands. These commands can be used as through commands in the debugger. For an explanation of using through commands, refer to the manual provided with the debugger.

With PARTNER/Win

>& << Enter through command mode.
 >#ENV << Enter an internal command.
 >& << Exit from through command mode.

With GHS-Multi

The through commands can be directly input in the target window after RTESERV has been connected.

Commands

Commands:	A-1
Command syntax:	A-2
Access break points:	abp, abp1, and abp2 commands	A-3
Environment setting:	env command	A-5
Help:	help command	A-7
Input:	inb, inh, and inw commands.....	A-8
Initialization:	init command.....	A-9
JTAG read:	jread command.....	A-10
Releasing of an area as a debugger cache area:	nc command.....	A-11
Specification of an area as a debugger cache area:	ncd command.....	A-12
Output:	outb, outh, and outw commands	A-13
CPU reset:	reset command.....	A-14
E.ROM setting:	rom command	A-15
SFR access:	sfr command.....	A-16
Symbols:	symfile and sym commands.....	A-17
Trigger point:	tp command.....	A-18
Trace switch point:	tsp1 and tsp2 command.....	A-19
Trace data conditions:	td1 and td2 commands	A-20
Setting and start of trace:	tron command.....	A-21
Forcible termination of trace:	troff command	A-24
Trace display:	trace command.....	A-25
Version display:	ver command.....	A-26

Note These commands can be used only if the debugger does not provide equivalent functions. If these commands are issued when the debugger does provide equivalent functions, a contention may occur between KIT-NB85E-TP and the debugger, causing either device to malfunction.

Command syntax

The basic syntax for the KIT-NB85E-TP internal commands is described below:

command-name parameter(s)

- * In parameter syntax, a parameter enclosed in brackets ([]) is omissible. A horizontal line (|) indicates that one of the parameters delimited by it must be selected.

A command name must be an alphabetic character string, and be separated from its parameter(s) by a space or tab. A parameter must be an alphabetic character string or hexadecimal number, and be delimited by a space or tab character. (A hexadecimal number cannot contain operators.)

abp, abp1, and abp2 commands

[Format]

```

abp [or|and|seq]
abp {1|2} [ADDR [AMASK]] [data DATA [DMASK]] [asid ASID|noasid] [aeq|aneq] [deq|dneq]
[exec|read|write|accs] [byte|hword|word|nosize]
abp {1|2} /del

```

[Parameters]

abp [or and seq]:	Specifies a condition for combination of abp1 and abp2.
or:	Break occurs if either abp1 or abp2 occurs.
and:	Break occurs if both abp1 and abp2 occur at the same time. A mask condition is used.
seq:	Break occurs if abp2 occurs after abp1.
abp [1 2]:	Input before the condition of abp1 or abp2 is specified.
ADDR [AMASK]:	Specifies an address condition.
ADDR:	Specifies addresses in hexadecimal number.
AMASK:	Specifies the mask data of an address in hexadecimal number. Bits that are 1 will not be compared.
data DATA [DMASK]:	Specifies a data condition.
DATA:	Specifies data in hexadecimal number.
DMASK:	Specifies the mask data of data in hexadecimal number. Bits that are 1 will not be compared.
asid ASID noasid:	For future expansion. Use noasid.
aeq aneq:	Specifies an address comparison condition.
aeq:	Compares address for equality.
aneq:	Compares address for non-equality.
deq dneq:	Specifies a data comparison condition
deq:	Compares data for equality
dneq:	Compares data for non-equality
exec read write accs:	Specifies a cycle condition.
exec:	Specifies an executable address. A data condition is ignored.
read:	Specifies a read cycle.
write:	Specifies a write cycle.
accs:	Specifies a read or write cycle.
byte hword word nosize:	Specifies access size.
byte:	Specifies byte access (8 bits).
hword:	Specifies half-word access (16 bits).
word:	Specifies word access (32 bits).
nosize:	Specifies invalidity.
abp{1 2}/del:	Clears a condition.
/del:	Specifies deletion of a condition.

[Function]

These commands set or delete access break points.
Up to two access break points can be set.
They can specify execution addresses.

[Examples]

abp or

Specifies abp1 or abp2.

abp1 1000 aeq exec

Sets a breakpoint for execution of address 1000h.

abp2 1000 data 5555 0 aeq deq read hword

Break occurs when 5555h is read in hword from address 1000h.

abp1 /del

The condition set by abp1 is deleted.

env command**[Format]**

```
env [[!]auto] [[!]verify] [[!]reset] [[!]stopz] [[!]hldrq] [[!]nmi0]
[[!]nmi1] [[!]nmi2] [jtag{25|12}] [rtrcb{0|25|50|75}]
[nrrcb{12|25|37|50}] [64m|256m]
[romless|single0|single1] [d0|d1|d2]dauto] [i0|i1|i2]iauto]
```

[Parameters]

[!]auto****: If a break point is encountered during execution, the break point causes a temporary break. Choose **[Auto]** to automatically perform the subsequent execution. Choose **[!auto]** to suppress it.

[!]verify****: Specifies the verification after writing memory is set. Enter **!** if it is not to be set.

Remark The CPU also accesses an area that emulates ROM (jread or equivalent). Therefore, this command is useful for testing the area during downloading. Note, however, that the processing speed slows down.

[!]reset****: Specifies whether the RESET pin is to be masked. Enter **!** if it is not to be masked.

[!]stopz****: Specifies whether the stopz pin is to be masked. Enter **!** if it is not to be masked.

[!]hldrq****: Specifies whether the hldrq pin is to be masked. Enter **!** if it is not to be masked.

[!]nmi**{00|01|02}**: Specifies that pins INT00 to INT03 are to be masked. Enter **!** if they are not to be masked.

jtag{12|25}: Specifies the JTAG clock (12.5 MHz|25 MHz) for N-Wire.

rtrcb {0|25|50|75}: Specifies the occupied capacity of the buffer when execution returns from overflow during real-time trace. Ordinarily, use the initial value of this parameter.

nrrcb {12|25|37|50}: Specifies the occupied capacity of the buffer when a request to stop the pipeline is made in complete trace mode. Ordinarily, use the initial value of this parameter.

64m|**256m**: Specifies an address mode of the CPU.

64m: Specifies the 64M mode.

256m: Specifies the 256M mode.

romless|**single0**|**single1**: Specifies an operation mode of the CPU.

single0m: Specifies the single mode 0 (internal ROM from address 0).

single1: Specifies the single mode 1 (internal ROM from address 100000h).

Romless: Specifies the ROM-less mode.

[rd0|d1|d2]dauto****: Specifies data cache.

d0: Specifies no data cache.

d1: Specifies the cache of direct map.

d2: Specifies the 2-WAY cache.

dauto: Specified in the case of NB85E-TEG for automatic setting.

- [i0|i1|i2|iauto]: Specifies instruction cache.
- i0: Specifies no instruction cache.
 - i1: Specifies the cache of direct map.
 - i2: Specifies the 2-WAY cache.
 - iauto: Specified in the case of NB85E-TEG for automatic setting.

[Function]

The env command displays the correspondence between the emulation environment settings and the DCU. Enter only those parameters that need to be changed. Parameters may be entered in any order. If the same parameter is entered twice, only the last entry is valid.

The initial values are as follows:

Auto Run	= ON (auto)	
JTAGCLOCK	= 12.5MHz (jtag12)	<< rte4win32 ver4.36 or above (25 MHz below that)
Verify	= verify off (!verify)	
CPU Mode	= single1 (single1)	<< Space specified by rte4win32
Space	= 256M Byte Mode (256m)	<< Space specified by rte4win32
Signals Mask:		
NM 0	= NO MASK (!nmi0)	
NM 1	= NO MASK (!nmi1)	
NM 2	= NO MASK (!nmi2)	
RESET	= NO MASK (!reset)	
HLDQR	= NO MASK (!hldrq)	
STOPZ	= NO MASK (!stopz)	
Trace Buffer Usage Settings:		
Real time	<= 0% (rtrcb0)	
None Realtime	>= 12% (nrtrcb12)	
Cache Mode:		
Data	= Auto Detect (dauto)	
Instruction	= Auto Detect (iauto)	

[Examples]

- ```
env reset !nmi
 RESET is masked while NMI is not masked.
env verify
 Sets the Verify function to ON.
```

**help command**

[Format]

help [command]

[Parameters]

command: Specifies the name of the command for which you required help.  
If this parameter is omitted, a list of commands is displayed.

[Function]

The help command displays a help message for a specified command.

[Examples]

help map

A help message for the map command is displayed.

**inb, inh, and inw commands****[Format]**

inb [ADDR]

inh [ADDR]

inw [ADDR]

**[Parameters]**

ADDR: Specifies the address of an input port in hexadecimal notation.

**[Function]**

The inb, inh, and inw commands read I/O space.

The inb command accesses I/O space in bytes, inh in half words, and inw in words.

**[Examples]**

inb 1000

I/O space is read in bytes (8-bit units), starting at 1000H.

inh 1000

I/O space is read in half words (16-bit units), starting at 1000H.

inw 1000

I/O space is read in words (32-bit units), starting at 1000H.



**init command**

[Format]

init

[Parameters]

None

[Function]

The init command initializes KIT-NB85E-TP. All environment values are initialized.  
A memory cache rejection area is not initialized.

**jread command**

## [Format]

jread [ADDR [LENGTH]]

## [Parameters]

ADDR: Specifies an address in hexadecimal notation.

LENGTH: Specifies the number of bytes to be read, in hexadecimal notation. (Max: 100h)

## [Function]

The jread command reads the ROM emulation area allocated by the ROM command, via JTAG (the CPU). (Access to the ROM emulation area by ordinary commands is performed directly on internal memory.)

## [Examples]

jread 100000 100

100h bytes, starting at 100000h, are read via JTAG.

**nc command****[Format]**

```
nc [[ADDR [LENGTH]]
```

**[Parameters]**

**ADDR:** Specifies the start address of a memory cache rejection area.

**LENGTH:** Specifies the length of the memory cache rejection area in bytes. The default value is 32 bytes. The allowable minimum value is also 32 bytes.

**[Function]**

To ensure quick memory access, KIT-NB85E-TP provides a memory read cache of 8 blocks \* 32 bytes. When the same memory address is accessed more than once, the read operation is not actually performed. This cache operation conflicts with the actual operation when an I/O unit is mapped onto memory. In such a case, specify a memory cache rejection area by using the nc command. Up to eight blocks can be specified as a memory cache rejection area. The allowable minimum block size is 32 bytes. Addresses ffff000h through fffffffh and 3fff000h through 3ffffffh constitute sfr areas of the internal ROM. As the default value, these areas are excluded.

**[Examples]**

```
nc 10000 100
```

A 100-byte area, starting at 10000h, is specified as a memory cache rejection area.

```
>nc 100000 100
```

No Memory Cache Area

| No. | Address  | Length   |
|-----|----------|----------|
| 1   | 00100000 | 00000100 |
| 2   | 0fff000  | 00001000 |
| 3   | 03fff000 | 00001000 |

**ncd command****[Format]**

ncd block-number

**[Parameters]**

block-number: Specifies the block number for a memory cache rejection area to be deleted.

**[Function]**

The ncd command deletes a memory cache rejection area. Specify the block number corresponding to the memory cache rejection area to be deleted.

**[Examples]**

ncd 1

Block1 is deleted from the memory cache rejection area.

>nc 100000 100

No Memory Cache Area

No. Address Length

1 00100000 00000100

2 0fff000 00001000

3 03ff000 00001000

>ncd 1

No Memory Cache Area

No. Address Length

1 0fff000 00001000

2 03ff000 00001000

**outb, outh, and outw commands**

## [Format]

outb [[ADDR] DATA]

outh [[ADDR] DATA]

outw [[ADDR] DATA]

## [Parameters]

ADDR: Specifies the address of an output port in hexadecimal notation.

DATA: Specifies the data to be output in hexadecimal notation.

## [Function]

The outb, outh, and outw commands writes data to the I/O space.

The outb command accesses I/O space in bytes, outh in half words, and outw in words.

## [Examples]

outb 1000 12

Byte data 12h is written to 1000H in the I/O space.

outh 1000 1234

Half word data 1234h is written to 1000H in the I/O space.

outw 1000 12345678

Word data 12345678h is written to 1000H in the I/O space.

**reset command**

[Format]

reset

[Parameters]

None

[Function]

The reset command resets the emulation CPU of KIT-NB85E-TP.

**rom command****[Format]**

rom [ADDR [LENGTH]] [512k|1m|2m|4m|8m|16m] [rom8|rom16] [bus8|bus16|bus32]

**[Parameters]**

ADDR [LENGTH]: Specifies an area to be emulated.  
 ADDR: Specifies a start address. An error occurs if the specified start address does not match the lowest address of the ROM to be emulated (boundary of the ROM).  
 LENGTH: Number of bytes of the ROM to be emulated. (Must be specified in boundary units of 4 bytes.)  
 512k|1m|2m|4m|8m|16m: Specifies the bit size of the ROM to be emulated. Sizes from 512K bits to 16M bits can be specified. For the 27C1024, for example, specify 1M bits.  
 rom8|rom16: Specifies the number of data bits of the ROM to be emulated. Either 8 bits or 16 bits can be specified. If a DIP-32-ROM probe is used, choose rom8; if a DIP-40/42-ROM probe is used, choose rom16.  
 bus8|bus16|bus32: Specifies the ROM bus size in the system to be emulated. 8 bits, 16 bits, or 32 bits can be specified.

**[Function]**

The rom command sets the ROM emulation environment. Enter only the parameters that need to be changed. Parameters may be entered in any order. If the same parameter is entered twice, only the last entry is valid. The initial value of LENGTH is 0 (not used).

**[Examples]**

rom 100000 40000 1m rom16 bus16

The 256K bytes (40000h) of the 27C1024 (16-bit ROM with a size of 1M bit), starting at 100000h are emulated. Consequently, two 16-bit ROMs are emulated.

rom 0 40000 2m rom rom16 bus32

The 256K bytes (40000h) of the 27C2048 (16-bit ROM with a size of 2M bits), starting at 0x0, are emulated. Consequently, one 16-bit ROM is emulated.

**<Remark>**

Access to a range specified by the rom command is a direct access to the emulation memory in the tool. Therefore, the processor may not correctly access the ROM even if it seems correct in terms of display. In this case, confirm by using the jread command, or write (download) data by setting verify to ON with the evn command. In this way, the contents of the ROM emulated can be read and checked via the bus of the CPU.

**sfr command****[Format]**

sfr [reg [VAL]]

**[Parameters]**

VAL: Specifies the value for an SFR register in hexadecimal notation.

reg: Specifies an SFR register name.

The following names can be used as register names:

**Read/write registers:**

CSC0 CSC1 BPC BSC BEC BHC VSWC  
 DSA0L DSA0H DDA0L DDA0H DSA1L DSA1H DDA1L DDA1H  
 DSA2L DSA2H DDA2L DDA2H DSA3L DSA3H DDA3L DDA3H  
 DBC0 DBC1 DBC2 DBC3  
 DADC0 DADC1 DADC2 DADC3 DCHC0 DCHC1 DCHC2 DCHC3  
 DRST IMR0 IMR1 IMR2 IMR3  
 PIC0..PIC63  
 PSC BCT0 BCT1 DWC0 DWC1 BCC ASC PRC RWC  
 DRC0 SCR0 RFC0 RFS0 DRC1 SCR1 RFC1 RFS1  
 DRC2 SCR2 RFC2 RFS2 DRC3 SCR3 RFC3 RFS3  
 DRC4 SCR4 RFC4 RFS4 DRC5 SCR5 RFC5 RFS5  
 DRC6 SCR6 RFC6 RFS6 DRC7 SCR7 RFC7 RFS7  
 ICC ICI ICD

**Write-only registers:**

PRCMD

**Read-only registers:**

DDIS ISPR

**[Function]**

The sfr command sets and displays a value in an SFR register.

**[Examples]**

sfr PIC0

The value of the PIC0 register is displayed.

sfr PIC0 2

The value 2h is set in the PIC0 register.



## **symfile and sym commands**

### [Format]

symfile FILENAME

sym [NAME]

### [Parameters]

symfile: Specifies file name

sym: Specifies first character string in the symbols to be displayed

### [Function]

The symfile command reads symbols from the elf file specified by the FILENAME parameter.

Only global symbols can be read.

The sym command displays up to 30 symbols that have been read.

### [Examples]

symfile c:\test\dry\dry.elf

Symbols are read from the elf file dry.elf in the c:\test\dry directory.

sym m

Up to 30 symbols that begin with "m" are displayed.

**tp command**

## [Format]

tp [ADDR]

## [Parameters]

ADDR: Specifies an even-numbered address in hexadecimal notation. (A0 is always corrected to 0.)

## [Function]

The tp command specifies a trace trigger point.

Trace is used to monitor the execution status before and after a trigger point (for information on how to use the trigger pointer, refer to the description of the tron command).

## [Examples]

tp 100000

The execution of the instruction at 100000h is specified as a trigger point.

## [Note]

If delay mode is specified with the tron command, the trigger point specification is ignored.

Delay mode can be canceled by entering tron !delay.

**tsp1 and tsp2 commands****[Format]**

tsp {1|2} [ADDR] [asid ASID|noasid] [/del]

**[Parameters]**

tsp {1|2}: Input before the condition of tsp1 or tsp2 is specified.  
ADDR: Specifies an execution address in hexadecimal number.  
asid ASID|noasid: For future expansion. Use noasid.  
/del: Cancels the specified address.

**[Function]**

Specifies the switch points (addresses) of the two trace points.  
The condition in which the trace information is to be loaded can be changed by using the specified switch point (for information on how to specify the loading condition, refer to the description of the tron command).

**[Examples]**

tsp1 100000  
Specifies execution of the instruction at address 100000h as a switch point.

**[Remark]**

The switch point specified by this command becomes valid when the tron command has been issued.

**td1 and td2 commands**

## [Format]

td {1|2} [ADDR [MASK]] [asid ASID|noasid] [/de]

## [Parameters]

td {1|2}: Input before the condition of td1 or td2 is specified.  
ADDR: Specifies an address.  
MASK: Specifies the mask data of an address in hexadecimal number. Bits that are 1 are not subject to comparison. Only bits 9 through 2 are valid.  
asid ASID|noasid: For future expansion. Use noasid.  
/del: Clears the specified address.

## [Function]

The td1 and td2 commands set the data access cycles to be recorded by trace.  
Trace loads execution history information and the access cycle of the address specified here.

## [Examples]

td1 100000 ff  
Loads the access cycle of address 1000xxh to trace.

**tron command**

## [Format]

```
tron [DELAY] [[!]delay] [[!]real] [[!]force] {[[!]evtrcs1] [[!]evtrcs2] |
 [[!]evtrcr} [tr1_{[0]..[h]}]tr1_all [tr2_{[0]..[h]}]tr2_all
 [[!]clock2] [[!]stop] [noext|posi|nega] [[!]debug]
```

## [Parameters]

DELAY = 0..1ffff delay counter

Specifies the number of frames in memory that are to be loaded in response to a trigger, in hexadecimal notation.

[[!]delay: Specifies forced delay mode. Enter !delay to return to normal mode. In forced delay mode, trace is forcibly terminated when the number of frames specified by the delay counter are loaded after trace starts. In this mode, trigger events are ignored.

[[!]real: Specifies the execution mode during trace. real specifies the real-time execution mode. The trace information may overflow in real-time execution mode. ! specifies the non-real-time execution mode. An overflow does not occur in this mode, but the execution speed drops.

[[!]force: Specifies forced start of trace. If forced start is cleared by specifying !, the condition of tsp1 is assumed.

[[!]evtrcs1][[!]evtrcs2][[!]evtrcr]: Use the initial value (!) of this parameter.

tr1\_{[0]..[h]}tr1\_all: Specifies the trace information to be loaded after the switch point of tsp1.

tr1\_{[0]..[h]}: 0: Interrupt, 1: Exception, 2: RETI, 3: UMP, 4: JR, 5: JARL,  
6: Condition Jump (not taken), 7: Condition Jump (taken),  
8: CALLT, 9: SWITCH, a: DISPOSE, b: CTRET,  
c: td1 read cycle, d: td1 write cycle,  
e: td2 read cycle, f: td2 write cycle,  
g: tp, h: evt\_match

tr1\_all: Loads all trace information.

Tr2\_{[0]..[h]}tr1\_all: Specifies the trace information to be loaded after the switch point of tsp2.

Tr2\_{[0]..[h]}: 0: Interrupt, 1: Exception, 2: RETI, 3: JUMP, 4: JR, 5: JARL,  
6: Condition Jump (not taken), 7: Condition Jump (taken),  
8: CALLT, 9: SWITCH, a: DISPOSE, b: CTRET,  
c: td1 read cycle, d: td1 write cycle,  
e: td2 read cycle, f: td2 write cycle,  
g: tp, h: evt\_match

tr2\_all: Loads all trace information.

[[!]clock2: Specifies the trace sampling clock. clock2 specifies 1/2 of VBCLK. ! specifies 1/1. Usually, use !clock2.

[[!]stop: Specifies trace output in the stop mode. stop stops trace in the stop mode. ! does not stop trace.

noext|nega|posi: Specifies an external input pin (EXI0) as a trigger.

noext: Does not use EXI0 as a trigger.

posi: Uses the rising edge of EXI0 as a trigger.

nega: Uses the falling edge of EXI0 as a trigger.

[[!]debug: Always use the initial value (!debug) of this parameter.

## [Function]

The tron command clears the trace buffer and the settings of trace, and begins loading trace data.

## [Examples]

Unconditionally traces 1fff cycles immediately after tron in the delay mode.

```
>tron delay 1fff << Start of trace
Trace Settings:
Delay Count = 0001fffd
Trace Mode = Real Time (real)
Start Mode = Force Start (force)
Delay Mode = Enable (delay)
Event trcs1 = Disable (!vttrcs1)
Event trcs2 = Disable (!vttrcs2)
Event trcr = -----
Sampling cond1 = tr1_0123456789abcdefgh
Sampling cond2 = tr2_0123456789abcdefgh
Trace Clock = VBCLK (!clock2)
STOP Mode = Disable (!stop)
Ext Trigger = Disable (noext)
Debug Mode = Disable (!debug)
```

Traces loading after trigger in ffff cycles by using execution of the instruction at address 100000h as a trigger.

```
>tp 100000 <<Trigger specification
Trigger Point Settings:
 Address AISD
tp 00100000 noasid

>tron !delay ffff <<Start of trace
Trace Settings:
Delay Count = 000ffff
Trace Mode = Real Time (real)
Start Mode = Force Start (force)
Delay Mode = Disable (!delay)
Event trcs1 = Disable (!vttrcs1)
Event trcs2 = Disable (!vttrcs2)
Event trcr = -----
Sampling cond1 = tr1_0123456789abcdefgh
Sampling cond2 = tr2_0123456789abcdefgh
Trace Clock = VBCLK (!clock2)
STOP Mode = Disable (!stop)
Ext Trigger = Disable (noext)
Debug Mode = Disable (!debug)
```

Traces the execution history from execution of address 100000h to execution of address 100100h, using tsp1 as the trace start condition and tsp2 as the trace stop condition.

>tsp1 100000 << Sets point to be used as a start condition.

Trace Switch Point Settings:

Address AISD

tsp1 00100000 noasid

tsp2/de|

>tsp2 100100 << Sets point to be used as a stop condition.

Trace Switch Point Settings:

Address AISD

tsp1 00100000 noasid

tsp2 00100100 noasid

>tron !force tr1\_all| tr2\_ << Specifies all for tsp1 and none for tsp2.

Trace Settings:

Delay Count = 0000ffff

Trace Mode = Real Time (real)

Start Mode = Start by tsp1 or evttrcs1 or evttrcr (!force)

Delay Mode = Disable (!delay)

Event trcs1 = Disable (!evttrcs1)

Event trcs2 = Disable (!evttrcs2)

Event trcr = -----

Sampling cond1 = tr1\_0123456789abcdefgh

Sampling cond2 = tr2\_

Trace Clock = VBCLK (!clock2)

STOP Mode = Disable (!stop)

Ext Trigger = Disable (noext)

Debug Mode = Disable (!debug)

**troff command**

[Format]  
troff

[Parameters]  
None

[Function]  
The troff command forcibly terminates the loading of trace data.





**trace command**

[Format]

trace [POS] [all|pc|data] [asm] [subNN]

[Parameters]

POS= $\pm$ 0..1fff Specifies the trace display start position in hexadecimal notation, assuming the vicinity of a trigger cycle or the ending cycle to be 0.

[all|pc|data] Specifies the cycle in loaded trace information that is to be displayed.

all: All cycles

pc: Execution cycles only

data: Data cycles only

asm Display type (assemble)... disassembly and display

subNN: The number of instructions to be disassembled in succession from an item of information to actually be loaded, in hexadecimal notation. The initial value is 80h (sub80).

[Function]

The trace command displays the contents of the trace buffer.

Issuing this command during trace terminates the recording process.

[Display]

Assembler mode

rte3>trace -30

| Cycle    | Sub  | Address     | Code     | Instruction            | EXT  | Stat        |
|----------|------|-------------|----------|------------------------|------|-------------|
| -000034  | ---- | 00:001043f0 | ffbfee58 | jarl 00103248h         | 0000 | JMPS JARL   |
| -00002a  | ---- | 00:00103248 | 05d5     | br 00103252h           | 0000 | JMPDS Bcond |
| -00001e  | ---- | 00:00103252 | 8806     | mov r6, r17            | 0000 | JMPD Bcond  |
| -00001e  | 0001 | 00:00103254 | 325f     | add -01h, r6           | 0000 | SUB         |
| -00001e  | 0002 | 00:00103256 | 89e0     | cmp zero, r17          | 0000 | SUB         |
| -000014  | ---- | 00:00103258 | fd9f     | bgt 0010324ah          | 0000 | JMPS Bcond  |
| -00000a  | ---- | 00:0010324a | 16400380 | movehi 0380h, zero, r2 | 0000 | JMPD Bcond  |
| * 000000 | ---- | --:0010324e | 17020000 | d.b +00h[r2], r2       | 0000 | MATCH       |
| 000000   | 0001 | --:00103252 | 8806     | mov r6, r17            | 0000 | SUB         |
| 000000   | 0002 | --:00103254 | 325f     | add -01h, r6           | 0000 | SUB         |
| 000000   | 0003 | --:00103256 | 89e0     | cmp zero, r17          | 0000 | SUB         |
| 000002   | ---- | 00:00103258 | fd9f     | bgt 0010324ah          | 0000 | JMPS Bcond  |
| 00000c   | ---- | 00:0010324a | 16400380 | movehi 0380h, zero, r2 | 0000 | JMPD Bcond  |

Cycle: Relative positions in the trace buffer are displayed in hexadecimal notation. The vicinity of the trigger point or the trace end frame is assumed to be 0.

Sub: Cycle numbers generated by analyzing branching and number-of-executed-instruction information.

Address: Execution addresses or bus cycle addresses are displayed.

Code: Instruction code or bus cycle data is displayed.

Instruction: Instruction mnemonics or bus types are displayed.

EXT: The states of external input pins EXI3 to EXI0 are displayed as bit strings.

Stat: The types of trace packets on which display is based are displayed.

\*: Trigger point (may shift slightly).

**ver command**

[Format]

ver

[Parameters]

None

[Function]

The ver command displays the version of KIT-NB85E-TP.

