## APPENDIX B. RTE-V850E/GP1-IE INTERNAL COMMANDS

This appendix describes the RTE-V850E/GP1-IE internal commands. These commands can be used as through commands in the debugger. For an explanation of using through commands, refer to the manual provided with the debugger.

#### With GHS-Multi

The through commands can be directly input in the target window after RTESERV has been connected.

Commands:		. B-1
Command syntax:		. B-2
Access breakpoints:	abp, abp1, and abp2 commands	. B-3
Access size specification:	acc command	. B-5
Environment setting:	env command	. B-6
Event setting status display:	emode command	. B-8
Access event setting:	eva command	. B-9
Execution event setting:	eve commandI	B-11
Event combination setting:	evt commandI	B-12
External break setting:	extbrk commandI	B-14
Fly-by read:	frd commandI	B-15
Fly-by write:	fwr commandI	B-16
Help:	help commandI	
Input:	inb, inh, and inw commandsI	B-18
Initialization:	init commandI	B-19
Releasing a debugger cache area:	nc commandI	B-20
Setting a debugger cache area:	ncd commandI	B-21
Output:	outb, outh, and outw commands	B-22
CPU reset:	reset commandI	B-23
Sequential condition setting:	seq commandI	B-24
Sub-switch setting:	sswon and sswoff commands	B-25
SFR access:	sfr and sfr2 commandsI	B-28
Symbols:	symfile and sym commandsI	B-32
Execution time display:	time commandI	B-33
Trace data conditions:	td1, td2, td3, and td4 commands	
Trace environment setting:	tenv commandI	B-35
Trigger point:	tp commandI	B-36
Trace switch point:	tsp1 and tsp2 commandsI	B-37
Trace condition reference:	tmode commandI	B-38
Setting and start of trace:	tron commandI	B-40
Forcible termination of trace:	troff commandI	B-42
Trace display:	trace command	B-43
Writing trace data into file:	ftrace commandI	B-46
Version display:	ver commandI	B-47

## **Commands**

**Note** These commands can be used only if the debugger does not provide equivalent functions. If these commands are issued when the debugger provides equivalent functions, a contention may occur between RTE-V850E/GP1-IE and the debugger, causing either device to malfunction.

## **Command syntax**

The basic syntax for the RTE-V850E/GP1-IE internal commands is described below:

command-name parameter(s)

\* In parameter syntax, a parameter enclosed in brackets ([]) is omissible. A horizontal line (|) indicates that one of the parameters delimited by it must be selected.

A command name must be an alphabetic character string, and be separated from its parameter(s) by a space or tab. A parameter must be an alphabetic character string or hexadecimal number, and be delimited by a space or tab. (A hexadecimal number cannot contain operators.)

# abp, abp1, and abp2 commands

[Format]	
abp [or and seq]	
abp{1 2} [ADDR [AMAS	SK]] [data DATA [DMASK]] [asid ASID noasid] [aeq aneq] [deq dneq]
[exec read wr	rite accs] [byte hword word nosize]
abp{1 2} /del	
[Parameters]	
abp [or and seq]:	Specifies a condition for combination of abp1 and abp2.
or:	Break occurs if either abp1 or abp2 occurs.
and:	Break occurs if both abp1 and abp2 occur at the same time. A mask condition
	is used.
seq:	Break occurs if abp2 occurs after abp1.
abp{1 2}:	Input before the condition of abp1 or abp2 is specified.
ADDR [AMASK]:	Specifies an address condition.
ADDR:	Specifies addresses in hexadecimal number.
AMASK:	Specifies the mask data of an address in hexadecimal. Bits that are 1 will not
	be compared.
data DATA [DMASK]:	Specifies a data condition.
DATA:	Specifies data in hexadecimal.
DMASK:	Specifies the mask data of data in hexadecimal. Bits that are 1 will not be
	compared.
asid ASID noasid:	For future expansion. Use noasid.
aeq aneq:	Specifies an address comparison condition.
aeq:	Compares address for equality.
aneq:	Compares address for non-equality.
deq dneq:	Specifies a data comparison condition.
deq:	Compares data for equality.
dneq:	Compares data for non-equality.
exec read write accs:	Specifies a cycle condition.
exec:	Specifies an executable address. A data condition is ignored.
read:	Specifies a read cycle.
write:	Specifies a write cycle.
accs:	Specifies a read or write cycle.
byte hword word nosiz	e:Specifies access size.
byte:	Specifies byte access (8 bits).
hword:	Specifies half-word access (16 bits).
word:	Specifies word access (32 bits).
nosize:	Specifies invalidity.
abp{1 2} /del:	Clears a condition.
/del:	Specifies deletion of a condition.

#### [Function]

These commands set or delete access breakpoints. Up to two access breakpoints can be set. They can specify execution addresses.

#### [Examples]

abp or

abp1 or abp2 is specified.

abp1 1000 aeq exec

A breakpoint for execution of address 1000h is set.

abp2 1000 data 5555 0 aeq deq read hword

Break occurs when 5555h is read in hword from address 1000h.

abp1 /del

The condition set by abp1 is deleted.

## acc command

[Format]

acc [byte|hword|word]

#### [Parameter]

byte hword word:	Specifies access size.
byte:	Specifies byte access (8 bits).
hword:	Specifies half-word access (16 bits).
word:	Specifies word access (32 bits).

## [Function]

Specifies the data size for the fly-by write command (fwr).

#### [Examples]

acc byte

# fwr 0 12

Procedure to write byte data with the fwr command

## acc word

fwr 0 12345678

Procedure to write word data with the fwr command

## env command

## [Format]

env [[!]auto] [[!][verify]] [jtag{25|12|5|2|1|500|250|100}]

[[!]nmi0] [[!]nmi1] [[!]nmi2] [[!]reset] [[!]hldrq] [[!]stopz] [[!]waitz]

## [Parameters]

[!]auto:		If a breakpoint is set during execution, the breakpoint causes a temporary break.
		Choose [auto] to automatically perform the subsequent execution. Choose [!auto]
		to suppress it.
[!]verify:		Specifies whether the verification after writing memory is set. Enter ! if it is not to be
		set.
jtag{25	12 5 2 1 50	00 250 100}:
		Specifies the JTAG clock for internal N-Wire. Each number corresponds to the
		following JTAG clock.
		[25 MHz 12.5 MHz 5 MHz 2 MHz 1 MHz 500 kHz 250 kHz 100 kHz]
	<u> </u>	
	Remark	Usually, use 25 MHz (default). If the frequency lower than 1 MHz is specified, the
	Remark	debugger might be slowed down in operation speed or might malfunction.
[!]nmi0	Remark , [!]nmi1, [!]	debugger might be slowed down in operation speed or might malfunction.
[!]nmi0		debugger might be slowed down in operation speed or might malfunction.
[!]nmi0		debugger might be slowed down in operation speed or might malfunction.
[!]nmi0	, [!]nmi1, [!]	debugger might be slowed down in operation speed or might malfunction. nmi2: Specifies whether the nmi pin is to be masked. Enter ! if it is not to be masked. NMI
	, [!]nmi1, [!] ::	debugger might be slowed down in operation speed or might malfunction. nmi2: Specifies whether the nmi pin is to be masked. Enter ! if it is not to be masked. NMI of the external pin is specified by nmi2.
[!]reset	, [!]nmi1, [!] ::	debugger might be slowed down in operation speed or might malfunction. nmi2: Specifies whether the nmi pin is to be masked. Enter ! if it is not to be masked. NMI of the external pin is specified by nmi2. Specifies whether the RESET pin is to be masked. Enter ! if it is not to be masked.
[!]reset	, [!]nmi1, [!] t: :	debugger might be slowed down in operation speed or might malfunction. nmi2: Specifies whether the nmi pin is to be masked. Enter ! if it is not to be masked. NMI of the external pin is specified by nmi2. Specifies whether the RESET pin is to be masked. Enter ! if it is not to be masked. Do not change the default value.

### [Function]

The env command sets the emulation environment and displays the DCU status.

Enter only those parameters that need to be changed. Parameters may be entered in any order. If the same parameter is entered twice, only the last entry is valid.

The default values are as follows:

= ON (auto)
= 25MHz (jtag25)
= verify off (!verify)
= NO MASK (!nmi0)
= NO MASK (!nmi1)
= NO MASK (!nmi2)
= NO MASK (!reset)
= NO MASK (!hldrq)
= NO MASK (!stopz)
= NO MASK (!waitz)

[Examples] env reset !nmi2 RESET is masked while NMI2 is not masked. env verify Sets the Verify function to ON.

## emode command

[Format] emode

#### [Parameter]

None

#### [Function]

The emode command displays the event setting status.

#### [Example]

The initial status is shown below as an example:

Event Condition Settings:	< <displays command.<="" evt="" of="" setting="" status="" th="" the=""></displays>
evt brk !seq	
evt seqclr !seq	
evt seq1 !seq	
evt seq2 !seq	
evt seq3 !seq	
evt seq4 !seq	
evt secon !seq	
evt secoff !seq	
evt qualify !seq	
evt tout !seq	
evt match !seq	
Event Settings (execute):	< <displays command.<="" eve="" of="" setting="" status="" td="" the=""></displays>
ch Address ASID Cmp	
eve 1/del	
eve 2/del	
eve 3/del	
eve 4/del	
eve 5/del	
eve 6/del	
eve 7/del	
eve 8/del	
Event Settings (access):	< <displays command.<="" eva="" of="" setting="" status="" td="" the=""></displays>
ch Address Data D	_Mask ASID A_Cmp D_Cmp Kind Size
eva 1/del	
eva 2/del	
eva 3/del	
eva 4/del	
eva 5/del	
eva 6/del	
Sequence Condition Settings:	< <displays command.<="" of="" seq="" setting="" status="" td="" the=""></displays>
seq 1 step4	

## eva command

[Format]	
eva {16} [ADDR] [data	DATA [MASK]] [asid ASID noasid] [eq lt gt neq lte gte ign]
[deq dneq] [read w	rite accs] [byte hword word nosize] [/del]
[Parameters]	
eva {16}:	Specifies an access event channel (1 to 6).
ADDR:	Specifies the address in hexadecimal.
data DATA [MASK]:	Specifies a data condition.
DATA:	Specifies data in hexadecimal.
MASK:	Specifies mask data for the data in hexadecimal. Bits that are 1 will not
	be compared.
asid ASID noasid:	For future expansion. Use noasid.
eq lt gt neq lte gte ign:	
eq:	Specifies that the condition is satisfied when the event address is equal
	to the address specified for ADDR.
lt:	Specifies that the condition is satisfied when the event address is
	smaller than the address specified for ADDR.
gt:	Specifies that the condition is satisfied when the event address is
	greater than the address specified for ADDR.
neq:	Specifies that the condition is satisfied when the event address is not
	equal to the address specified for ADDR.
lte:	Specifies that the condition is satisfied when the event address is
	smaller than or equal to the address specified for ADDR.
gte:	Specifies that the condition is satisfied when the event address is
	greater than or equal to the address specified for ADDR.
ign:	Specifies that ADDR is not used as a comparison condition.
deq dneq:	Specifies a data comparison condition.
deq:	Compares data for equality.
dneq:	Compares data for non-equality.
read write accs:	Specifies a cycle condition.
read:	Specifies a read cycle.
write:	Specifies a write cycle.
accs:	Specifies a read or write cycle.
byte hword word nosize	Specifies access size.
byte:	Specifies byte access (8 bits).
hword:	Specifies half-word access (16 bits).
word:	Specifies word access (32 bits).
nosize:	Specifies invalidity.
eva {16} /del:	Clears a condition.
/del:	Specifies deletion of a condition.

[Function]

The eva command sets an access event. The specified event can be combined with a condition using the evt command to be used as a break or trace condition.

## [Examples]

eva 1 ffff000 data 55 00 byte read

A cycle for reading 0x55 starting at address 0xffff000 is set for eva#1 with using the default values for other parameters.

eva 1 /del

The condition of eva#1 is cleared.

### eve command

[Format] eve {1..8} [ADDR] [asid ASID|noasid] [eq|lt|gt|neq|lte|gte|ign] [/del] [Parameters] eve {1..8}: Specifies an execution event channel (1 to 8). ADDR: Specifies the address in hexadecimal. asid ASID|noasid: For future expansion. Use noasid. eq|lt|gt|neq|lte|gte|ign: Specifies that the condition is satisfied when the event address is equal to the eq: address specified for ADDR. lt: Specifies that the condition is satisfied when the event address is smaller than the address specified for ADDR. Specifies that the condition is satisfied when the event address is greater than gt: the address specified for ADDR. neq: Specifies that the condition is satisfied when the event address is not equal to the address specified for ADDR. Ite: Specifies that the condition is satisfied when the event address is smaller than or equal to the address specified for ADDR. gte: Specifies that the condition is satisfied when the event address is greater than or equal to the address specified for ADDR. Specifies that ADDR is not used as a comparison condition. ign: eve {1..8} /del: Clears a condition. /del: Specifies deletion of a condition.

#### [Function]

The eve command sets an execution event. The specified event can be combined with a condition using the evt command to be used as a break or trace condition.

#### [Examples]

eve 1 1000

Execution of the instruction at address 0x1000 is set for eve#1 using the default values for other parameters.

#### eve 1 /del

The condition of eve#1 is cleared.

## evt command

### [Format]

evt {brk|seqclr|seq1|seq2|seq3|seq4|secon|secoff|qualify|tout|match} evep{[1][2][3]..[8]} ever{[1][3][5][7]} evap{[1][2][3]..[6]} evar{[1][3][5]} [[!]seq]

#### [Parameters]

brk|seqclr|seq1|seq2|seq3|seq4|secon|secoff|qualify|tout|match:

	Specifies a condition with which the event is to be combined.
brk:	Specifies a break condition.
seqclr:	Specifies a sequential clear condition.
seq1:	Specifies a first-step sequential condition.
seq2:	Specifies a second-step sequential condition.
seq3:	Specifies a third-step sequential condition.
seq4:	Specifies a fourth-step sequential condition.
secon:	Specifies a trace section on condition.
secoff:	Specifies a trace section off condition.
qualify:	Specifies a trace qualify condition.
tout:	Specifies a trigger output condition.
match:	Specifies a trace trigger condition.
evep{[1][2][3][8]}:	Specifies the corresponding event specified by the eve command as a point by itself. Specifying this parameter with no numeric characters cancels the setting.
[1][2][3][8]:	Each number corresponds to a channel number specified by eve.
ever{[1][3][5][7]}:	Specifies each pair of events specified by the eve command as an area.
	Specifying this parameter with no numeric characters cancels the setting.
1:	Specifies the conditions of channels 1 and 2 specified by eve as a range (and
	condition).
3:	Specifies the conditions of channels 3 and 4 specified by eve as a range (and condition).
5:	Specifies the conditions of channels 5 and 6 specified by eve as a range (and condition).
7:	Specifies the conditions of channels 7 and 8 specified by eve as a range (and condition).
evap{[1][2][3][6]}:	Specifies the corresponding event specified by the eva command as a point by itself. Specifying this parameter with no numeric characters cancels the setting.
[1][2][3][6]:	Each number corresponds to a channel number specified by eva.
evar{[1][3][5]}:	Specifies each pair of events specified by the eva command as an area. Specifying this parameter with no numeric characters cancels the setting.
1:	Specifies the conditions of channels 1 and 2 specified by eva as a range (and
1.	condition).
3:	Specifies the conditions of channels 3 and 4 specified by eva as a range (and
	condition).
5:	Specifies the conditions of channels 5 and 6 specified by eva as a range (and
[!]seq:	condition). Specifies a sequential condition.
seq:	Specifies a sequential condition. Enter ! to cancel the sequential condition. !
004.	cannot be specified for a seq-related condition (seqclr, seq1, seq2, seq3, or seq4).

#### [Function]

The evt command specifies the use of each event specified by eve or eva.

#### [Examples]

evt brk evep1234 ever5 evap12 evar3

As break events, the events specified for channels 1 to 4 by eve are used as points; those specified for channels 5 and 6 as a range condition; those specified for channels 1 and 2 by eva as points; and those specified for channels 3 and 4 as a range.

#### evt brk evep ever evap evar

The events specified for evep, ever, evap, and evar as break events are canceled.

#### [Remark]

For the details of the sequential conditions, see the description of the seq command. For the details of the trace section and qualify conditions, see Appendix A, "Details of Trace Functions".

# extbrk command

#### [Format]

extbrk [disable|posi|nega]

#### [Parameters]

disable:	Disables this capability (default).
posi:	Break request at positive edge detection
nega:	Break request at negative edge detection

## [Function]

The extbrk command specifies the break request using external input signal (pin 4 of EXT connector (EXI1)).

#### [Example]

extbrk posi

A break is requested at positive edge detection.

## frd command

#### [Format]

frd [ADDRESS [LENGTH]]

#### [Parameters]

ADDRESS:	Specifies the start address of the memory to be read, in hexadecimal number.
	Only the internal RAM address can be specified.
LENGTH:	Specify the data to be output, in hexadecimal number (max.: 100).

## [Function]

The frd command is used to read the contents of the internal RAM on a fly-by basis during execution.

#### [Example]

frd ffff0000 100

Reads 0x100 bytes, starting from 0xffff0000.

Contiguous addresses can be referenced by pressing the return key immediately after the display was completed.

## fwr command

#### [Format]

fwr [ADDRESS [DATA]]

#### [Parameters]

ADDRESS:	Specifies the start address of the memory to be written, in hexadecimal number.
	Only the internal RAM address can be specified.
DATA:	Specify the data to be output, in hexadecimal number.

## [Function]

The fwr command writes data on a fly-by basis to the internal RAM during execution. The data and access size are specified by the acc command.

#### [Examples]

## acc hword

The acc command must be specified in advance to access data in half words.

#### fwr ffff1000 1234

Writes half-word data, 1234h, to 1000H.

## help command

#### [Format]

help [command]

#### [Parameter]

command: Specifies the name of the command for which you require help. If this parameter is omitted, a list of commands is displayed.

#### [Function]

The help command displays a help message for a specified command.

## [Example]

help map

A help message for the map command is displayed.

## inb, inh, and inw commands

```
[Format]
```

inb [ADDR] inh [ADDR] inw [ADDR]

[Parameter]

ADDR: Specifies the address of an input port in hexadecimal.

[Function]

The inb, inh, and inw commands read the I/O space in different sizes. The inb command accesses I/O space in bytes, inh in half words, and inw in words.

[Examples]

inb 1000

The I/O space is read in bytes (8-bit units), starting at 1000H.

inh 1000

The I/O space is read in half words (16-bit units), starting at 1000H.

inw 1000

The I/O space is read in words (32-bit units), starting at 1000H.

## init command

[Format] init

[Parameter] None

[Function]

The init command initializes RTE-V850E/GP1-IE. All environment values are initialized. A memory cache rejection area is not initialized.

## nc command

[Format]

nc [[ADDR [LENGTH]]

#### [Parameters]

ADDR: Specifies the start address of a memory cache rejection area.

LENGTH: Specifies the length of the memory cache rejection area in bytes. The default value is 32 bytes. The allowable minimum value is also 32 bytes.

#### [Function]

To ensure quick memory access, RTE-V850E/GP1-IE provides a memory read cache of 8 blocks\*32 bytes in the ICE. When the same memory address is accessed more than once, the read operation is not actually performed. This cache operation conflicts with the actual operation when an I/O unit is mapped onto memory. In such a case, specify a memory cache rejection area by using the nc command. Up to eight blocks can be specified as a memory cache rejection area. The allowable minimum block size is 32 bytes.

Areas other than the ROM and RAM areas are specified as memory cache rejection areas by default. Usually, the specification of memory cache rejection areas does not need to be changed.

#### [Example]

The initial status is shown below as an example:

#### >nc

- No. Address Length
- 1 0010000 03ef0000
- 2 0ffff000 00001000

## ncd command

#### [Format]

ncd block-number

#### [Parameter]

block-number: Specifies the block number for a memory cache rejection area to be deleted.

#### [Function]

The ncd command deletes a memory cache rejection area. Specify the block number corresponding to the memory cache rejection area to be deleted. Do not delete any default memory cache rejection area.

If an default memory cache rejection area is deleted, accessing an I/O space by a command may fail to read correct values.

## [Example]

ncd 1

Block 1 is deleted from the memory cache rejection area. >>This is just an example. Do not delete the block actually.

>nc

No Memory Cache Area

No.	Address	Length
1	00100000	03ef0000

2 0ffff000 00001000

#### >ncd 1

No Memory Cache Area

No. Address Length

1 03fff000 00001000

## outb, outh, and outw commands

#### [Format]

outb [[ADDR] DATA] outh [[ADDR] DATA] outw [[ADDR] DATA]

#### [Parameters]

ADDR: Specifies the address of an output port in hexadecimal.DATA: Specifies the data to be output in hexadecimal.

#### [Function]

The outb, outh, and outw commands write data to the I/O space in different sizes. The outb command accesses the I/O space in bytes, outh in half words, and outw in words.

#### [Examples]

outb 1000 12

Byte data 12h is written to 1000H in the I/O space.

outh 1000 1234

Half-word data 1234h is written to 1000H in the I/O space.

#### outw 1000 12345678

Word data 12345678h is written to 1000H in the I/O space.

## reset command

[Format] reset

[Parameter] None

[Function]

The reset command resets the CPU.

## seq command

```
[Format]
```

seq [PASS] [step{1|2|3|4}]

#### [Parameters]

PASS:	Specifies in decimal the number of times the sequence condition is to be satisfied.
step{1 2 3 4}:	Specifies the number of steps in the sequence.
step1:	seq4->pass_count_decrement
step2:	seq3->seq4->pass_count_decrement
step3:	seq2->seq3->seq4->pass_count_decrement
step4:	seq1->seq2->seq3->seq4->pass_count_decrement

## [Function]

The seq command sets the sequential conditions.

Use eve, eva, and evt to specify conditions for seq1 to seq4.

When the seqclr condition is satisfied during a sequence, the sequence is executed from the beginning.

## [Example]

#### seq 100 step1

A seq event occurs when conditions seq1 -> seq2 -> seq3 -> seq4 are satisfied 100 times.

# sswon and sswoff commands

ssw{on off} [{exe	ec_{[0][e]} exec_default}]
[td{1 2 3	3 4} {none read write accs readp writep accsp}]
[evap{1	2 3 4 5 6} {none read write accs readp writep accsp}]
[evar{1	3 5} {none read write accs readp writep accsp}]
[all_cyc	le {none read write accs readp writep accsp}]
[Parameters]	
sswon:	This command specifies a cycle in which trace data is to be loaded when the
	sub-switch is on.
sswoff:	This command specifies a cycle in which trace data is to be loaded when the
	sub-switch is off.
exec_{[0][e]}:	Specifies a cycle in which data is to be loaded as execution trace.
	Each number corresponds to a cycle as follows. If trace data of some execution
	cycles is not loaded, disassembled trace data display may not be performed
	correctly.
	0:Interrupt, 1:Exception, 2:RETI, 3:JMP, 4:JR, 5:JARL,
	6:Condition Jump(not taken), 7:Condition Jump(taken),
	8:CALLT, 9:SWITCH, a:DISPOSE, b:CTRET,
	c:tp, d:evt_match, e:opecode
exec_default:	Loads trace data in all cycles. (Equivalent to "exec_0123456789abcd".) Usually, u
	this option.
td{1 2 3 4} {non	e read write accs readp writep accsp}:
	Specifies the type of cycle in which trace data is to be loaded for each condition
	specified by the td command.
none:	Does not load trace data.
read:	Loads trace data in read cycles only.
write:	Loads trace data in write cycles only.
accs:	Loads trace data in read and write cycles.
readp:	Loads trace data in read cycles and their execution cycles.
writep:	Loads trace data in write cycles and their execution cycles.
accsp:	Loads trace data in read and write cycles, and their execution cycles.
evap{1 2 3 4 5 6	6} {none read write accs readp writep accsp}:
	Specifies the type of cycle in which trace data is to be loaded for each point conditi
	specified by the eva command.
none:	Does not load trace data.
read:	Loads trace data in read cycles only.
write:	Loads trace data in write cycles only.
	Loads trace data in read and write cycles.
accs:	Loads trace data in read cycles and their execution cycles.
accs: readp:	
	Loads trace data in write cycles and their execution cycles.

evar{1|3|5} {none|read|write|accs|readp|writep|accsp}:

Specifies the type of cycle in which trace data is to be loaded for each range condition specified by the eva command.

Does not load trace data.

- none:
- read: Loads trace data in read cycles only.

write: Loads trace data in write cycles only.

Loads trace data in read and write cycles. accs:

- Loads trace data in read cycles and their execution cycles. readp:
- writep: Loads trace data in write cycles and their execution cycles.
- accsp: Loads trace data in read and write cycles, and their execution cycles.

all\_cycle {none|read|write|accs|readp|writep|accsp}:

Specifies the type of cycle in which trace data is to be loaded unconditionally.

- none: Does not load trace data.
- read: Loads trace data in read cycles only.
- write: Loads trace data in write cycles only.
- Loads trace data in read and write cycles. accs:
- Loads trace data in read cycles and their execution cycles. readp:
- Loads trace data in write cycles and their execution cycles. writep:
- Loads trace data in read and write cycles, and their execution cycles. accsp:

#### [Function]

The sswon and sswoff commands specify the types of cycles in which trace data is to be loaded according to the sub-switch status.

#### [Example]

By default, trace data in all cycles is to beloaded when the sub-switch is on and trace data in no cycles is to be loaded when it is off.

These commands can be used to control the loading of trace data under any desired conditions. The default settings are shown below.

>sswon	
Sub-switch ON Settings:	
Trace execute cycle	= exec_0123456789abcd (exec_default)
td1 Trace cycle (td1)	= Read and Write cycle with pc value (accsp)
td2 Trace cycle (td2)	= Read and Write cycle with pc value (accsp)
td3 Trace cycle (td3)	= Read and Write cycle with pc value (accsp)
td4 Trace cycle (td4)	= Read and Write cycle with pc value (accsp)
evap1 Trace cycle (evap1)	= No cycle (none)
evap2 Trace cycle (evap2)	= No cycle (none)
evap3 Trace cycle (evap3)	= No cycle (none)
evap4 Trace cycle (evap4)	= No cycle (none)
evap5 Trace cycle (evap5)	= No cycle (none)
evap6 Trace cycle (evap6)	= No cycle (none)
evar1 Trace cycle (evar1)	= No cycle (none)
evar3 Trace cycle (evar3)	= No cycle (none)
evar5 Trace cycle (evar5)	= No cycle (none)
All access cycle (all_cycle)	= No cycle (none)

#### >sswoff

Sub-switch OFF Settings:

Trace execute cycle	= exec_
td1 Trace cycle (td1)	= No cycle (none)
td2 Trace cycle (td2)	= No cycle (none)
td3 Trace cycle (td3)	= No cycle (none)
td4 Trace cycle (td4)	= No cycle (none)
evap1 Trace cycle (evap1)	= No cycle (none)
evap2 Trace cycle (evap2)	= No cycle (none)
evap3 Trace cycle (evap3)	= No cycle (none)
evap4 Trace cycle (evap4)	= No cycle (none)
evap5 Trace cycle (evap5)	= No cycle (none)
evap6 Trace cycle (evap6)	= No cycle (none)
evar1 Trace cycle (evar1)	= No cycle (none)
evar3 Trace cycle (evar3)	= No cycle (none)
evar5 Trace cycle (evar5)	= No cycle (none)
All access cycle (all_cycle)	= No cycle (none)

## [Remark]

## sfr and sfr2 commands

[Format] sfr [reg [VAL]]

sfr2 [reg [VAL]]

[Parameters]

reg: Specifies a relocatable SFR register name.

VAL: Specifies the value for an SFR register in hexadecimal.

The following names can be used as register names:

<Registers that can be accessed by the sfr command>

SFR (R/W):

BPC VSWC IMR0 IMR0L IMR0H IMR1

IMR1L IMR1H IMR2 IMR2L IMR2H IMR3 IMR3L IMR3H IMR4L IMR4L IMR4H IMR5 IMR5L IMR5H IMR6 IMR6L IMR6H VIC512 VIC1M VIC2M VIC4M PIC000 PIC001 PIC002 PIC003 PIC004 PIC005 PIC006 PIC007 PIC008 PIC009 PIC010 PIC011 PIC012 PIC013 PIC014 PIC015 CMRIC00 CMRIC01 CMRIC02 CMRIC03 CMRIC04 CMRIC05 CMRIC06 CMRIC07 CMRIC08 CMRIC09 CMRIC10 CMRIC11 CMRIC12 CMRIC13 CMRIC14 CMRIC15 CMFIC00 CMFIC01 CMFIC02 CMFIC03 CMFIC04 CMFIC05 CMFIC06 CMFIC07 CMFIC08 CMFIC09 CMFIC10 CMFIC11 CMFIC12 CMFIC13 CMFIC14 CMFIC15 CMIC16 CMIC17 CMIC18 CMIC19 CMIC20 CMIC21 CMIC22 CMIC23 CMIC24 CMIC25 CMIC26 CMIC27 CMIC28 CMIC29 CMIC30 CMIC31 PW1IC0 PW1IC1 PW1IC2 PW1IC3 PW1IC4 PW1IC5 PW1IC6 PW1IC7 PW2IC0 PW2IC1 PW2IC2 PW2IC3 PW2IC4 PW2IC5 PW2IC6 PW2IC7 MACIC0 CNERIC1 CNRXIC1 CNTXIC1 CNERIC2 CNRXIC2 CNTXIC2 CSIIC1 CSIIC2 CSIIC3 SRIC1 STIC1 SRIC2 STIC2 SRIC3 STIC3 SRIC4 STIC4 SRIC5 STIC5 SOFTIC0 PIC10 SOFTIC1 ADIC0 ADMO ADEN ADST ADTR ADIS MAR0 MAR1

MAR2 MAR3 MAR4 MAR5 MAR6 MAR7 MAR8 MAR9 MAR10 MAR11 MAR12 MAR13 MAR14 MAR15 SAR0 SAR1 SAR2 SAR3 SAR4 SAR5 SAR6 SAR7 DTCR1 DTCR2 DTCR3 DTCR4 DTCR5 DTCR6 DTCR7 DTCR8 DTCR9 DTCR10 DTCR11 DTCR12 DTCR13 DTCR14 DTCR15 DMAMC0 DMAMC1 DMAS0 DMAS1 DMAS2 DTFR1 DTFR2 DTFR3 DTFR4 DTFR5 DTFR6 DTFR7 P0 P1 P2 P3 P4 P5 P6 P9

P10 P11 P12 P13 P14 P15 PM0 PM1 PM2 PM3 PM4 PM5 PM6 PM9 PM10 PM11 PM12 PM13 PM14 PM15 PMC0 PMC1 PMC2 PMC3 PMC9 PMC10 PMC11 PMC12 PMC13 PMC14 PMC15 PWMC10 PWMC11 PWMC12 PWMC13 PWMC14 PWMC15 PWMC16 PWMC17 CMC10 CMD10 CMC11 CMD11 CMC12 CMD12 CMC13 CMD13 CMC14 CMD14 CMC15 CMD15 CMC16 CMD16 CMC17 CMD17 PWMC20 PWMC21 PWMC22 PWMC23 PWMC24 PWMC25 PWMC26 PWMC27 CMC20 CMD20 CMC21 CMD21 CMC22 CMD22 CMC23 CMD23 CMC24 CMD24 CMC25 CMD25 CMC26 CMD26 CMC27 CMD27 P16 P17 P18 PM16 PM17 PM18 PMC16 PMC17 PMC18 PFC17 PL0 PL1 PES0 PES1 NRC PHS CKC INTM0 INTM1 ASIM10 ASIM11 ATXB1 ATXBL1 ACKSR1 ABRGC1 ASIM20 ASIM21 PRS2M PRS2CM

ASIM30 ASIM31 ATXB3 ATXBL3 ACKSR3 ABRGC3 ASIM40 ASIM41 ATXB4 ATXBL4 ACKSR4 ABRGC4 ASIM50 ASIM51 ATXB5 ATXBL5 ACKSR5 ABRGC5 TOC0 TOC1 TOC2 TOC3 TMDL0 TMDL1 TMDL2 TMDL3 OSI0 OSI1 CPCNT8 CPCNT9 CPCNT10 CPCNT11 CPCNT12 CPCNT13 CPCNT14 CPCNT15 CMR0 CMR1 CMR2 CMR3 CMR4 CMR5 CMR6 CMR7 CMR8 CMR9 CMR10 CMR11 CMR12 CMR13 CMR14 CMR15 CMF0 CMF1 CMF2 CMF3 CMF4 CMF5 CMF6 CMF7 CMF8 CMF9 CMF10 CMF11 CMF12 CMF13 CMF14 CMF15 CM16 CM17 CM18 CM19 CM20 CM21 CM22 CM23 CM24 CM25 CM26 CM27 CM28 CM29 CM30 CM31 SES0 SES1 SES2 SES3 CTXB1 CTXB10 CTXBL10 CTXB11 CSIM10 CSIM11 CSIL1 CSIC1 CSIS1 CBRGC1 ITC1 CTXB2 CTXB20 CTXBL20 CTXB21 CSIM20 CSIM21 CSIL2 CSIC2 CSIS2 CBRGC2 ITC2 CTXB3 CTXB30 CTXBL30 CTXB31 CSIM30 CSIM31 CSIL3 CSIC3 CSIS3 CBRGC3 ITC3 DMAWC0 DMAWC1 SFR (W):

PRCMD ATXS2 ATXSL2

SFR (R):

ISPR ADCR0 ADCR1 ADCR2 ADCR3

ADCR4 ADCR5 ADCR6 ADCR7 ADCR8 ADCR9 ADCR10 ADCR11 ADCR12 ADCR13 ADCR14 ADCR15 CKDR ARXB1 ARXBL1 ASIS1

ASIF1 ASIS2 ARXB2 ARXBL2 ARXB3

ARXBL3 ASIS3 ASIF3 ARXB4 ARXBL4

ASIS4 ASIF4 ARXB5 ARXBL5 ASIS5

ASIF5 GTM CPR0 CPF0 CPR1 CPF1

CP2 CP3 CP4 CP5 CP6 CP7 CP8 CP9

CP10 CP11 CP12 CP13 CP14 CP15 CRXB1

CRXB10 CRXBL10 CRXB11 CRXB2 CRXB20

CRXBL20 CRXB21 CRXB3 CRXB30 CRXBL30

CRXB31

<<u>Registers that can be accessed by the sfr2 command</u>> SFR (R/W):

M\_DLC00 M\_CTRL00 M\_TIME00 M\_DATA000

M\_DATA001 M\_DATA002 M\_DATA003 M\_DATA004 M\_DATA005 M\_DATA006 M\_DATA007 M\_ID00 M\_IDL00 M\_IDH00 M\_CONF00 M\_DLC01 M\_CTRL01 M\_TIME01 M\_DATA010 M\_DATA011 M\_DATA012 M\_DATA013 M\_DATA014 M\_DATA015 M\_DATA016 M\_DATA017 M\_ID01 M\_IDL01 M\_IDH01 M\_CONF01 M\_DLC02 M\_CTRL02 M\_TIME02 M\_DATA020 M\_DATA021 M\_DATA022 M\_DATA023 M\_DATA024 M\_DATA025 M\_DATA026 M\_DATA027 M\_ID02 M\_IDL02 M\_IDH02 M\_CONF02 M\_DLC03 M\_CTRL03 M\_TIME03 M\_DATA030 M\_DATA031 M\_DATA032 M\_DATA033 M\_DATA034 M\_DATA035 M\_DATA036 M\_DATA037 M\_ID03 M\_IDL03 M\_IDH03 M\_CONF03 M\_DLC04 M\_CTRL4 M\_TIME04 M\_DATA040 M\_DATA041 M\_DATA042 M\_DATA043 M\_DATA044 M\_DATA045 M\_DATA046 M\_DATA047 M\_ID04 M\_IDL04 M\_IDH04 M\_CONF04 M\_DLC05 M\_CTRL05 M\_TIME05 M\_DATA050 M\_DATA051 M\_DATA052 M\_DATA053 M\_DATA054 M\_DATA055 M\_DATA056 M\_DATA057 M\_ID05 M\_IDL05 M\_IDH05 M\_CONF05 M\_DLC06 M\_CTRL06 M\_TIME06 M\_DATA060

**Internal Commands** 

M\_DATA061 M\_DATA062 M\_DATA063 M\_DATA064 M\_DATA065 M\_DATA066 M\_DATA067 M\_ID06 M\_IDL06 M\_IDH06 M\_CONF06 M\_DLC07 M\_CTRL07 M\_TIME07 M\_DATA070 M\_DATA071 M\_DATA072 M\_DATA073 M\_DATA074 M\_DATA075 M\_DATA076 M\_DATA077 M\_ID07 M\_IDL07 M\_IDH07 M\_CONF07 M\_DLC08 M\_CTRL08 M\_TIME08 M\_DATA080 M\_DATA081 M\_DATA082 M\_DATA083 M\_DATA084 M\_DATA085 M\_DATA086 M\_DATA087 M\_ID08 M\_IDL08 M\_IDH08 M\_CONF08 M\_DLC09 M\_CTRL09 M\_TIME09 M\_DATA090 M\_DATA091 M\_DATA092 M\_DATA093 M\_DATA094 M\_DATA095 M\_DATA096 M\_DATA097 M\_ID09 M\_IDL09 M\_IDH09 M\_CONF09 M\_DLC10 M\_CTRL10 M\_TIME10 M\_DATA100 M DATA101 M DATA102 M DATA103 M DATA104 M DATA105 M DATA106 M DATA107 M ID10 M IDL10 M IDH10 M CONF10 M DLC11 M CTRL11 M TIME11 M DATA110 M\_DATA111 M\_DATA112 M\_DATA113 M\_DATA114 M\_DATA115 M\_DATA116 M\_DATA117 M\_ID11 M\_IDL11 M\_IDH11 M\_CONF11 M\_DLC12 M\_CTRL12 M\_TIME12 M\_DATA120 M\_DATA121 M\_DATA122 M\_DATA123 M\_DATA124 M\_DATA125 M\_DATA126 M\_DATA127 M\_ID12 M\_IDL12 M\_IDH12 M\_CONF12 M\_DLC13 M\_CTRL13 M\_TIME13 M\_DATA130 M\_DATA131 M\_DATA132 M\_DATA133 M\_DATA134 M\_DATA135 M\_DATA136 M\_DATA137 M\_ID13 M\_IDL13 M\_IDH13 M\_CNF13 M\_DLC14 M\_CTRL14 M\_TIME14 M\_DATA140 M DATA141 M DATA142 M DATA143 M DATA144 M DATA145 M DATA146 M DATA147 M\_ID14 M\_IDL14 M\_IDH14 M\_CONF14 M\_DLC15 M\_CTRL15 M\_TIME15 M\_DATA150 M\_DATA151 M\_DATA152 M\_DATA153 M\_DATA154 M\_DATA155 M\_DATA156 M\_DATA157 M ID15 M IDL15 M IDH15 M CONF15 M DLC16 M CTRL16 M TIME16 M DATA160 M DATA161 M DATA162 M DATA163 M DATA164 M DATA165 M DATA166 M DATA167 M ID16 M IDL16 M IDH16 M CONF16 M DLC17 M CTRL17 M TIME17 M DATA170 M\_DATA171 M\_DATA172 M\_DATA173 M\_DATA174 M\_DATA175 M\_DATA176 M\_DATA177 M\_ID17 M\_IDL17 M\_IDH17 M\_CONF17 M\_DLC18 M\_CTRL18 M\_TIME18 M\_DATA180 M\_DATA181 M\_DATA182 M\_DATA183 M\_DATA184 M\_DATA185 M\_DATA186 M\_DATA187 M\_ID18 M\_IDL18 M\_IDH18 M\_CONF18 M\_DLC19 M\_CTRL19 M\_TIME19 M\_DATA190 M DATA191 M DATA192 M DATA193 M DATA194 M DATA195 M DATA196 M DATA197 M\_ID19 M\_IDL19 M\_IDH19 M\_CONF19 M\_DLC20 M\_CTRL20 M\_TIME20 M\_DATA200 M\_DATA201 M\_DATA202 M\_DATA203 M\_DATA204 M\_DATA205 M\_DATA206 M\_DATA207 M ID20 M IDL20 M IDH20 M CONF20 M DLC21 M CTRL21 M TIME21 M DATA210 M\_DATA211 M\_DATA212 M\_DATA213 M\_DATA214 M\_DATA215 M\_DATA216 M\_DATA217 M\_ID21 M\_IDL21 M\_IDH21 M\_CONF21 M\_DLC22 M\_CTRL22 M\_TIME22 M\_DATA220 M\_DATA221 M\_DATA222 M\_DATA223 M\_DATA224 M\_DATA225 M\_DATA226 M\_DATA227 M ID22 M IDL22 M IDH22 M CONF22 M DLC23 M CTRL23 M TIME23 M DATA230 M DATA231 M DATA232 M DATA233 M DATA234 M DATA235 M DATA236 M DATA237 M\_ID23 M\_IDL23 M\_IDH23 M\_CONF23 M\_DLC24 M\_CTRL24 M\_TIME24 M\_DATA240 M DATA241 M DATA242 M DATA243 M DATA244 M DATA245 M DATA246 M DATA247 M\_ID24 M\_IDL24 M\_IDH24 M\_CONF24 M\_DLC25 M\_CTRL25 M\_TIME25 M\_DATA250 M\_DATA251 M\_DATA252 M\_DATA253 M\_DATA254 M\_DATA255 M\_DATA256 M\_DATA257 M ID25 M IDL25 M IDH25 M CONF25 M DLC26 M CTRL26 M TIME26 M DATA260 M\_DATA261 M\_DATA262 M\_DATA263 M\_DATA264 M\_DATA265 M\_DATA266 M\_DATA267 M\_ID26 M\_IDL26 M\_IDH26 M\_CONF26 M\_DLC27 M\_CTRL27 M\_TIME27 M\_DATA270 M DATA271 M DATA272 M DATA273 M DATA274 M DATA275 M DATA276 M DATA277 M\_ID27 M\_IDL27 M\_IDH27 M\_CONF27 M\_DLC28 M\_CTRL28 M\_TIME28 M\_DATA280 M\_DATA281 M\_DATA282 M\_DATA283 M\_DATA284 M\_DATA285 M\_DATA286 M\_DATA287 M\_ID28 M\_IDL28 M\_IDH28 M\_CONF28 M\_DLC29 M\_CTRL29 M\_TIME29 M\_DATA290 M DATA291 M DATA292 M DATA293 M DATA294 M DATA295 M DATA296 M DATA297

**Internal Commands** 

M\_ID29 M\_IDL29 M\_IDH29 M\_CONF29 M\_DLC30 M\_CTRL30 M\_TIME30 M\_DATA300 M\_DATA301 M\_DATA302 M\_DATA303 M\_DATA304 M\_DATA305 M\_DATA306 M\_DATA307 M\_ID30 M\_IDL30 M\_IDH30 M\_CONF30 M\_DLC31 M\_CTRL31 M\_TIME31 M\_DATA310 M\_DATA311 M\_DATA312 M\_DATA313 M\_DATA314 M\_DATA315 M\_DATA316 M\_DATA317 M\_ID31 M\_IDL31 M\_IDH31 M\_CONF31 CSTOP CGST CGIE CGCS CGINTP C1INTP C2INTP C1MASK0 C1MASKL0 C1MASKH0 C1MASK1 C1MASKL1 C1MASKH1 C1MASK2 C1MASKL2 C1MASKH2 C1MASK3 C1MASKL3 C1MASKH3 C1CTRL C1DEF C1IE C1BRP C1SYNC C2MASK0 C2MASKL0 C2MASKH0 C2MASK1 C2MASKL1 C2MASKH1 C2MASK2 C2MASKL2 C2MASKH2 C2MASK3 C2MASKL3 C2MASKH3 C2CTRL C2DEF C2IE C2BRP C2SYNC SFR (W): SC\_STAT00 SC\_STAT01 SC\_STAT02 SC\_STAT03 SC\_STAT04 SC\_STAT05 SC\_STAT06 SC\_STAT07 SC\_STAT08 SC\_STAT09 SC\_STAT10 SC\_STAT11 SC\_STAT12 SC\_STAT13 SC\_STAT14 SC\_STAT15 SC\_STAT16 SC\_STAT17 NSCST18 SC\_STAT19 SC\_STAT20 SC\_STAT21 SC\_STAT22 SC\_STAT23 SC\_STAT24 SC\_STAT25 SC\_STAT26 SC\_STAT27 SC\_STAT28 SC\_STAT29 SC\_STAT30 SC\_STAT31 CGMSS SFR (R): M STAT00 M STAT01 M STAT02 M STAT03 M\_STAT04 M\_STAT05 M\_STAT06 M\_STAT07 M\_STAT08 M\_STAT09 M\_STAT10 M\_STAT11 M\_STAT12 M\_STAT13 M\_STAT14 M\_STAT15 M\_STAT16 M\_STAT17 M\_STAT18 M\_STAT19 M STAT20 M STAT21 M STAT22 M STAT23 M\_STAT24 M\_STAT25 M\_STAT26 M\_STAT27 M STAT28 M STAT29 M STAT30 M STAT31 CCINTP CGTSC CGMSR C1LAST C1ERC C1BA C1DINF C2LAST C2ERC C2BA C2DINF [Function] The sfr command sets and displays the value of the SFR register. [Examples] sfr P10

The value of the P10 register is displayed. sfr PM10 0

Value 0h is set in the PM10 register.

sfr2 C2CTRC

Refers the C2CTRL register.

# symfile and sym commands

[Format]

symfile FILENAME sym [NAME]

[Parameters]

FILENAME:	Specifies file name.
NAME:	Specifies first character string in the symbols to be displayed.

## [Function]

The symfile command reads symbols from the elf file specified by the FILENAME parameter. Only global symbols can be read. The sym command displays up to 30 symbols that have been read.

#### [Examples]

symfile c:\test\dry\dry.elf

Symbols are read from the elf file dry.elf in the c:\test\dry directory.

#### sym m

Up to 30 symbols that begin with "m" are displayed.

## time command

#### [Format]

time [sysclk]

#### [Parameter]

sysclk:

Specifies the system clock of the CPU in MHz. The value is valid at the second place below the decimal point. The default value is 64 MHz.

#### [Function]

This time command displays the result of measuring the execution time. The timer that measures the execution time is initialized to the default value each time the CPU has started execution, and counts during CPU execution. The timer value is counted once on the CPU clock.

#### [Remark]

The measured value includes the overhead times (error of several clocks) at the start of execution and breaks.

#### [Examples]

## >time

Time = 1,139,655,796 (ns) (64.000MHz) [Counter=0x000458f1f3]>

Displays time from execution immediately before to break.

#### >time 32

Changes the default value 64 MHz of the CPU operating clock (to 32 MHz in this example).

## td1, td2, td3, and td4 commands

[Earmat]	
[Format]	

td{1|2|3|4} [ADDR [MASK]] [asid ASID|noasid] [/del]

[Pa	arameters]	
	td{1 2 3 4}:	Input before the condition of a command from td1, td2, td3, and td4 is specified.
	ADDR:	Specifies an address in hexadecimal.
	MASK:	Specifies the mask data of an address in hexadecimal. Bits that are 1 are not
		subject to comparison. Only bits 9 through 2 are valid.
	asid ASID noasid:	For future expansion. Use noasid.
	/del:	Clears the specified address.

## [Function]

The td1, td2, td3, and td4 commands set the conditions of the data access cycles to be recorded by trace. These conditions can be used as trace loading conditions and triggers.

## [Example]

td1 100000 ff

The access cycle of address 1000xxh is loaded to trace.

#### [Remark]

## tenv command

#### [Format]

tenv	[subor suband] [[!]dmatrc] [[!]sfrtrc] [[!]tendbrk] [[!]stop]
	[rtrcb{0 8 16}] [nrtrcb{0 4 8 12 16 20 24}]
	[nonbranchNN] [[!]phold] [[!]once] [[!]debug]

#### [Parameters]

subor:	Specifies OR of the section and qualify conditions as the sub-switch.	
suband:	Specifies AND of the section and qualify conditions as the sub-switch.	
[!]dmatrc:	Traces cycle of DMA. Enter ! to inhibit tracing.	
[!]sfrtrc:	Always use as !sfrtrc.	
[!]tendbrk:	Break occurs upon completion of trace. Enter ! to cause no break.	
[!]stop:	Stops trace in the stop mode. Enter ! not to stop trace.	
rtrcb{0 8 16}:	Specifies the number of packages used of the buffer when execution restores	
	from overflow during real-time trace. Usually, use the default value "0".	
nrtrcb{0 4 8 12 16 20 24}:		
	Specifies the number of packets used of the buffer when a request to stop the	
	pipeline is made in the complete trace mode. Usually, use the default value "0".	
nonbranchNN:	Specifies the trace loading interval for PC information when the execution of the	
	instructions at contiguous addresses is continued. For NN, specify a value	
	between 0 and fff. NN = 0 means infinity. Usually, use the default value (0).	
[!]phold:	Loads a packet indicating that execution is stopped during trace in the	
	complete (non-real-time) mode. Enter ! to load no packet.	
[!]once:	Outputs trigger output once when the trigger condition is satisfied.	
	Enter ! to output trigger output each time the trigger condition is satisfied.	
[!]debug:	Use the default value (!debug).	

#### [Function]

The tenv command sets the trace environment.

#### [Example]

tenv subor dmatrc

Sub-switch is ORed with section and quality and traces DMA cycles.

#### [Remark]

## tp command

[Format]
tp [ADDR] [asid ASID noasid] [/del]

#### [Parameters]

ADDR: Specifies an even-numbered address in hexadecimal. (A0 is always corrected to 0.)

asid ASID|noasid: For future expansion. Use noasid. /del: Clears the specified address.

#### [Function]

The tp command specifies a trace trigger point. Trace is used to monitor the execution status before and after a trigger point.

## [Example]

tp 100000

The execution of the instruction at 100000h is specified as a trigger point.

#### [Note]

If delay mode is specified with the tron command, the trigger point specification is ignored. Delay mode can be canceled by entering tron !delay.

## tsp1 and tsp2 commands

[Format]

tsp{1|2} [ADDR] [asid ASID|noasid] [/del]

[Parameters]	
tsp{1 2}:	Input before the condition of tsp1 or tsp2 is specified.
ADDR:	Specifies an execution address in hexadecimal.
asid ASID noasid:	For future expansion. Use noasid.
/del:	Clears the specified address.

### [Function]

The tsp1 and tsp2 commands specify the section points (addresses) of the two trace points. The cycle in which the trace information is to be loaded can be changed by using the specified point. (For information on how to specify the loading condition, see the description of the sswon and sswoff commands.)

#### [Example]

tsp1 100

The execution of the instruction at 100h is specified to section point 1.

#### [Remark]

## tmode command

## [Format]

tmode

#### [Parameter]

None

## [Function]

The tmode command displays the trace setting status.

## [Example]

The default status is shown below as an example:

#### >tmode

Trace Settings	(tron):					
Delay Count	= 0000ffff					
Trace Mode	= Real Time (real)					
Start Mode	= Force Start (force)					
Delay Mode	= Disable (!delay)					
Ext Trigger	= Disable (noext)					
TD1 Trigger	= Disable (!td1)					
TD2 Trigger	= Disable (!td2)					
TD3 Trigger	= Disable (!td3)					
TD4 Trigger	= Disable (!td4)					
Trace Settings (te	env):					
Sub switch	= <section> or <qualify> (subor)</qualify></section>					
DMA Trace	= Enable (dmatrc)					
SFR Trace	= Disable (!sfrtrc)					
Trace End BRI	K = Disable (!tendbrk)					
STOP Mode	= Enable (stop)					
Non-branch	= None (nonbranch0)					
Realtime	= 0 (rtrcb0)					
No Realtime	= 0 (nrtrcb0)					
PHOLD	= Disable (!phold)					
ONCE	= Disable (!once)					
Debug Mode	= Disable (!debug)					
Trace Switch Po	int Settings:					
Address	ASID					
tsp1 /del						
tsp2 /del						
Trigger Point Se	ttings:					
Address	ASID					
tp /del						
Data Trace Setti	ngs:					
Address	A_Mask ASID					
td1 /del						

td2 /del td3 /del td4 /del

[Remark]

### tron command

#### [Format]

tron [DELAY] [[!]delay] [[!]real] [[!]force] [noext|posi|nega] [[!]td{1|2|3|4}]

#### [Parameters]

DELAY = 01ffff d	lelay counter
	Specifies the number of frames in memory that are to be loaded in response to a trigger, in hexadecimal.
[!]delay:	Specifies forced delay mode. Enter !delay to return to normal mode.
	In forced delay mode, trace is forcibly terminated when the number of frames specified by the delay counter are traced after trace starts. In this mode, trigger events are ignored.
[!]real:	Specifies the execution mode during trace. real specifies the real-time execution mode. The trace information may overflow in real-time execution mode. Enter ! to
	specify the non-real-time execution mode. An overflow does not occur in this mode,
	but the execution speed drops.
[!]force:	Specifies the forced tracestart immediately after the tron command is issued as the
	trace start condition. Enter ! to cancel the forced start. In this case, trace is started
	according to the condition specified by tsp1. When forced start is specified, tsp1
	and tsp2 are also valid.
noext posi nega:	Specifies an external input pin (EXI0) as a trigger.
noext:	Does not use EXI0 as a trigger.
posi:	Uses the rising edge of EXI0 as a trigger.
nega:	Uses the falling edge of EXI0 as a trigger.
[!]td1:	Specifies Trace Data Condition 1 (td1) as a trigger. I clears the setting.
[!]td2:	Specifies Trace Data Condition 2 (td2) as a trigger. I clears the setting.
[!]td3:	Specifies Trace Data Condition 3 (td3) as a trigger. ! clears the setting.
[!]td4:	Specifies Trace Data Condition 4 (td4) as a trigger. ! clears the setting.

#### [Function]

The tron command clears the trace buffer and the settings of trace, and begins loading trace data.

#### [Examples]

tron

When tron is specified using the default values, trace is forcibly started and continues until forcibly terminated. Trace data displayed after a break shows the execution status until the execution immediately before the break.

#### tron delay 1ffff

Trace is started in the forced delay mode (delay=on) with using the default values for other parameters. Trace data in as many cycles as s pecified by the delay counter value (0x1fff) is loaded immediately after the start of execution, and trace is automatically terminated. In the forced delay mode, trigger events are ignored.

#### td1 3ffb800 0

tron !delay td1 ffff

Trace is started when the condition of td1 is satisfied as a trigger point. !delay does not need to be specified if not changed. After the trigger condition is satisfied, trace data in as many cycles as the delay counter value (0xffff) is loaded, and trace is automatically terminated. As the result, trace data in each 0xffff cycles before and after the trigger point is loaded.

## tp 1000

tron !delay ffff

Trace is started when the condition specified by tp is satisfied as the trigger point. !delay does not need to be specified if not changed. After the trigger condition is satisfied, trace data in as many cycles as the delay counter value (0xffff) is loaded, and trace is automatically terminated. As the result, trace data in each 0xffff cycles before and after the trigger point is loaded.

tsp1 1000

tsp2 2000

tp 1800

tron !force

As the trace packet loading condition, the value specified in the sswon command is used after the condition specified by tsp1 is satisfied and the value specified in the sswoff command is used after the condition specified by tsp2 is satisfied. By default, the sswon command specifies packet loading and the sswoff command specifies the stop of loading. According to this setting, trace loading is started immediately after the execution of the instruction at address 0x1000 specified by tsp1 and is temporarily stopped at the execution of the instruction at address 0x2000 specified by tsp2. During this period, the instruction at address 0x1800 specified by tsp2 and by tsp2 as the trigger point. As many packets as the delay cycle value (default value: 0xffff) are traced and loading is terminated.

tsp1 /del

tsp2 /del

tron force

tsp1 and tsp2 are canceled and trace is started in the forced start mode.

#### [Remark]

## troff command

[Format] troff

[Parameter] None

[Function]

The troff command forcibly terminates the loading of trace data.

## trace command

## [Format]

trace [POS] [all|pc|data] [asm|ttag1|ttag2] [subNN]

## [Parameters]

POS=±01fff:	Specifies the trace display start position in hexadecimal, assuming the vicinity of a
	trigger cycle or the ending cycle to be 0.
all pc data:	Specifies the cycle in loaded trace information that is to be displayed.
all:	All cycles
pc:	Execution cycles only
data:	Data cycles only
asm ttag1 ttag2:	Specifies the display type.
asm:	Displays assembled listing.
ttag1:	Displays assembled listing and Time Tag in absolute time format.
ttag2:	Displays assembled listing and Time Tag in relative time format.
subNN:	Number of instructions to be disassembled in succession from an information item
	to actually be loaded (hexadecimal). The initial value is 80h (sub80).

#### [Function]

The trace command displays the contents of the trace buffer.

Issuing this command during trace forcibly terminates the loading process.

#### [Display]

> trace asm -5								
Cycle	Sub	Address	Code	Instruc	ction	EXT	Stat	
-000006		00:00001806	4200	mov	+00h,r8	0000	JMPD JMP	
-000006	0001		00:00018	808	8f260005	ld.w	+04h[r6],r17	0000
	SUB							
-000006	0002		00:00018	80c	89e0	cmp	zero,r17	0000
	SUB							
-000004		00:0000180e	259a	bne	00001850h	0000	JMPS Bcond	NT
-000002		00:00001810	4f26000d	ld.w	+0ch[r6],r9	0000	JMPD Bcond	NT
-000002	0001		00:00018	314	17860015	ld.bu	+0014h[r6],r2	0000
	SUB							
* +000000		:00001818	5f260011	ld.w	+010h[r6],r11	0000	MATCH	
+000001		00:0000181c	0df5	br	0000183ah	0000	JMPS Bcond	
+000002		00:0000183a	700b	mov	r11,r14	0000	JMPD Bcond	
+000002								
+000002	0001		00:00018	33c	5a5f	add	-01h,r11	0000
+000002	0001 SUB		00:000018	33c	5a5f	add	-01h,r11	0000
+000002			00:000018	33c	5a5f	add	-01h,r11	0000
<ul><li>&gt; trace ttag1</li></ul>			00:000018	33c	5a5f			0000
	SUB		00:000018 Code	33c Instruc		EXT	Stat	0000
> trace ttag1 Cycle	SUB Sub		Code 4200	Instruc mov	ction +00h,r8	EXT		0000
> trace ttag1 Cycle	SUB Sub	Address	Code 4200	Instruc mov	ction	EXT	Stat	0000
> trace ttag1 Cycle	SUB Sub	Address 00:00001806	Code 4200	Instruc mov 0,000,2	ction +00h,r8	EXT	Stat	0000
> trace ttag1 Cycle -000006	SUB Sub	Address 00:00001806	Code 4200 time = 00	Instruc mov 0,000,2	ction +00h,r8 284,368.8uS	EXT 0000	Stat JMPD JMP	
> trace ttag1 Cycle -000006	SUB Sub  0001 SUB	Address 00:00001806	Code 4200 time = 00	Instruc mov 0,000,2 308	ction +00h,r8 284,368.8uS	EXT 0000 ld.w	Stat JMPD JMP	
> trace ttag1 Cycle -000006 -000006	SUB Sub  0001 SUB	Address 00:00001806	Code 4200 time = 00 00:000018	Instruc mov 0,000,2 308	ction +00h,r8 284,368.8uS 8f260005	EXT 0000 ld.w	Stat JMPD JMP +04h[r6],r17	0000
> trace ttag1 Cycle -000006 -000006	SUB Sub  0001 SUB 0002 SUB	Address 00:00001806	Code 4200 time = 00 00:000018 00:000018	Instruc mov 0,000,2 308	ction +00h,r8 284,368.8uS 8f260005	EXT 0000 ld.w cmp	Stat JMPD JMP +04h[r6],r17	0000
> trace ttag1 Cycle -000006 -000006 -000006	SUB Sub  0001 SUB 0002 SUB	Address 00:00001806	Code 4200 time = 00 00:000018 00:000018 259a	Instruc mov 0,000,3 308 30c bne	ction +00h,r8 284,368.8uS 8f260005 89e0	EXT 0000 ld.w cmp	Stat JMPD JMP +04h[r6],r17 zero,r17	0000

-000002	0001 SUB		time = 00 00:000018		284,368.9uS 17860015	ld.bu	+0014h[r6],r2	0000
* +000000		:00001818			+010h[r6],r11 284,368.9uS	0000	MATCH	
+000001		00:0000181c	0df5	br	0000183ah 284,368.9uS	0000	JMPS Bcond	
> trace ttag2								
Cycle	Sub	Address	Code	Instruc	ction	EXT	Stat	
-000006		00:00001806	4200	mov	+00h,r8	0000	JMPD JMP	
					000,000.0uS			
-000006			00:00018	808	8f260005	ld.w	+04h[r6],r17	0000
-000006	SUB		00:000018	200	89e0	cmn	zero,r17	0000
-000000	SUB		00.000010	000	0360	cmp	2010,117	0000
-000004		00:0000180e		bne 0,000,	00001850h 000,000.1uS	0000	JMPS Bcond	NT
-000002		00:00001810	4f26000d	ld.w	+0ch[r6],r9	0000	JMPD Bcond	NT
					000,000.0uS			
-000002			00:00018	314	17860015	ld.bu	+0014h[r6],r2	0000
* +000000	SUB 	:00001818			+010h[r6],r11 000,000.0uS	0000	MATCH	
+000001		00:0000181c		br	000,000.003 0000183ah	0000	JMPS Bcond	
			time = 00	0.000				
				0,000,	000,000.003			
Cycle:			in the trace	e buffe	r are displayed in		decimal. The	vicinity of the
Cycle: Sub:	trigg Cyc	er point or the	in the trace trace end f	e buffe rame i		0.		
-	trigg Cyc info Exe	ler point or the le numbers ge rmation. cution address	in the trace trace end f nerated by ses or bus o	e buffer rame is analyz	r are displayed in s assumed to be ring branching an ddresses are dis	0. nd num	nber-of-execut	
Sub: Address: Code:	trigg Cyc infor Exe Inst	ler point or the le numbers ge rmation. cution address ruction code or	in the trace trace end f nerated by ses or bus c	e buffer rame is analyz cycle a data is	r are displayed in s assumed to be ting branching an ddresses are dis displayed.	0. nd num	nber-of-execut	
Sub: Address: Code: Instruction:	trigg Cyc infor Exe Inst	er point or the le numbers ge rmation. cution address ruction code or ruction mnemo	in the trace trace end f nerated by ses or bus o bus cycle onics or bus	e buffer rame is analyz cycle a data is s types	r are displayed in s assumed to be ring branching an ddresses are dis displayed. are displayed.	0. nd num played	nber-of-execut 1.	ed-instruction
Sub: Address: Code: Instruction: EXT:	trigg Cyc infol Exe Insti Insti	er point or the le numbers ge rmation. cution address ruction code or ruction mnemo states of exter	in the trace trace end f nerated by ses or bus or bus cycle onics or bus rnal input pi	e buffer rame is analyz cycle a data is s types ns EXI	r are displayed in s assumed to be ting branching an ddresses are dis displayed. are displayed. 3 to EXI0 are dis	o 0. nd num played	nber-of-execut J. I as bit strings.	ed-instruction
Sub: Address: Code: Instruction:	trigg Cyc infol Exe Inst Inst The The	er point or the le numbers ge rmation. cution address ruction code or ruction mnemo states of exter	in the trace trace end f nerated by ses or bus o bus cycle onics or bus rnal input pi packets on	e buffer rame is analyz cycle a data is s types ns EXI o which	r are displayed in s assumed to be ting branching an ddresses are dis displayed. are displayed. 3 to EXI0 are dis display is based	e 0. nd num splayed played l are di	nber-of-execut J. I as bit strings. splayed.	ed-instruction
Sub: Address: Code: Instruction: EXT:	trigg Cyc infol Exe Inst Inst The The	er point or the le numbers ge rmation. cution address ruction code or ruction mnemo states of exter types of trace	in the trace trace end f nerated by ses or bus of bus cycle buics or bus mal input pi packets on START pa	e buffer rame is analyz cycle a data is s types ns EXI which cket is	r are displayed in s assumed to be ting branching an ddresses are dis displayed. are displayed. 3 to EXI0 are dis	: 0. nd num played l are di -switch	nber-of-execut d. I as bit strings. splayed. n is set to ON.	ed-instruction
Sub: Address: Code: Instruction: EXT:	trigg Cyc infol Exe Inst Inst The The	er point or the le numbers ge rmation. cution address ruction code or ruction mnemo states of exter types of trace STARTON STARTOFF	in the trace trace end f nerated by ses or bus of bus cycle bus cycle onics or bus rnal input pi packets on START pa	e buffer rame is analyz cycle a data is s types ns EXI which cket is cket is	r are displayed in s assumed to be ting branching an ddresses are dis displayed. are displayed. 3 to EXI0 are dis display is based generated. Sub-	: 0. nd num played l are di -switch	nber-of-execut d. I as bit strings. splayed. n is set to ON.	ed-instruction
Sub: Address: Code: Instruction: EXT:	trigg Cyc infor Exe Instr Instr The TRO TRO	er point or the le numbers ge rmation. cution address ruction code or ruction mnemo states of exter types of trace STARTON STARTOFF	in the trace trace end f nerated by ses or bus of bus cycle bus cycle onics or bus rnal input pi packets on START pa	e buffer rame is analyz cycle a data is types ns EXI which cket is cket is acket is	r are displayed in s assumed to be ting branching an ddresses are dis displayed. are displayed. 3 to EXI0 are dis display is based generated. Sub-	: 0. nd num played l are di -switch	nber-of-execut d. I as bit strings. splayed. n is set to ON.	ed-instruction
Sub: Address: Code: Instruction: EXT:	trigg Cyc infol Exe Insti Insti The TRO TRO MAT	er point or the le numbers ge rmation. cution address ruction code or ruction mnemo states of exter types of trace STARTON STARTOFF	in the trace trace end f nerated by ses or bus of bus cycle onics or bus rnal input pi packets on START pa START pa MATCH pa Overflow o	e buffer rame is analyz cycle a data is s types ns EXI which cket is cket is acket is acket is	r are displayed in s assumed to be ting branching an ddresses are dis displayed. are displayed. 3 to EXI0 are dis display is based generated. Sub-	: 0. nd num played l are di -switch	nber-of-execut d. I as bit strings. splayed. n is set to ON.	ed-instruction
Sub: Address: Code: Instruction: EXT:	trigg Cyc infol Exe Insti The The TRO MAT OVF	er point or the le numbers ge rmation. cution address ruction code or ruction mnemo states of exter types of trace STARTON STARTOFF CH	in the trace trace end f nerated by ses or bus of bus cycle onics or bus rnal input pi packets on START pa START pa MATCH pa Overflow of TRCEND p	e buffer rame is analyz cycle a data is s types ns EXI which cket is cket is acket is acket is accurs.	r are displayed in s assumed to be ting branching an ddresses are dis displayed. are displayed. 3 to EXI0 are dis display is based generated. Sub- generated. Sub- s generated.	o. ond num played are di -switch	nber-of-execut d. I as bit strings. splayed. n is set to ON. n is set to OFF.	ed-instruction
Sub: Address: Code: Instruction: EXT:	trigg Cyc infol Exe Insti Insti The TRO MAT OVF TRO JMF	er point or the le numbers ge rmation. cution address ruction code or ruction mnemo states of exter types of trace STARTON STARTOFF TCH	in the trace trace end f nerated by ses or bus of bus cycle onics or bus rnal input pi packets on START pa START pa MATCH pa Overflow of TRCEND p JMPD pac	e buffer rame is analyz cycle a data is s types ns EXI o which cket is cket is acket is poccurs. packet ket is g	r are displayed in s assumed to be ting branching an ddresses are dis displayed. are displayed. 3 to EXI0 are dis display is based generated. Sub- generated. Sub- s generated.	e 0. and num splayed l are di -switch -switch	nber-of-execut d. l as bit strings. splayed. n is set to ON. n is set to OFF.	ed-instruction
Sub: Address: Code: Instruction: EXT:	trigg Cyc infoi Exe Insti Insti The TRO TRO MAT OVF TRO JMF	er point or the le numbers ge rmation. cution address ruction code or ruction mnemo states of exter types of trace SSTARTON SSTARTOFF CH CEND 2D <>	in the trace trace end f nerated by ses or bus of bus cycle of onics or bus rnal input pi packets on START pa START pa MATCH pa Overflow of TRCEND p JMPD pac JMPDS pa	e buffer rame is analyz cycle a data is s types ns EXI o which cket is acket is acket is poccurs. poacket ket is g acket is g	r are displayed in s assumed to be sing branching an ddresses are dis displayed. are displayed. 3 to EXI0 are dis display is based generated. Sub- generated. Sub- s generated.	ol. ond num played are di -switch vill be e will be	aber-of-execut d. l as bit strings. splayed. h is set to ON. h is set to OFF. explained later explained later	ed-instruction .) er.)
Sub: Address: Code: Instruction: EXT:	trigg Cyc infol Exe Insti The The TRO MAT OVF TRO JMF JMF	er point or the le numbers ge rmation. cution address ruction code or ruction mnemo states of exter types of trace STARTON STARTOFF TCH CEND 2D <> 2DS <>	in the trace trace end f nerated by ses or bus of bus cycle onics or bus rnal input pi packets on START pa START pa MATCH pa Overflow o TRCEND p JMPD pac JMPDS pac	e buffer rame is analyz cycle a data is s types ns EXI o which cket is cket is cket is ccurs. backet is packet is packet is packet is gacket is gacket is	r are displayed in s assumed to be sing branching an ddresses are dis displayed. are displayed. 3 to EXI0 are dis display is based generated. Sub- generated. Sub- s generated. is generated. generated. (< > v generated. (< > v	o. ond num played are di -switch -switch vill be e will be	aber-of-execut d. l as bit strings. splayed. h is set to ON. h is set to OFF. explained later explained later	ed-instruction .) er.)
Sub: Address: Code: Instruction: EXT:	trigg Cyc infol Exe Insti The The TRO MAT OVF TRO JMF JMF	er point or the le numbers ge rmation. cution address ruction code or ruction mnemo states of exter types of trace STARTON STARTOFF CH CEND 2D <> 2D <> 2D <> 2D <> 2D <> 2D <> 2D <> 2D <> 2D <> 2D <>	in the trace trace end f nerated by ses or bus of bus cycle bus cycle onics or bus rnal input pi packets on START pa START pa MATCH pa Overflow of TRCEND p JMPD pac JMPDS pac JMPDS pac Op code a Memory w	e buffer rame is analyz cycle a data is s types ns EXI which cket is cket is cket is cccurs. backet is packet is gacket is gac	r are displayed in s assumed to be sing branching an ddresses are dis displayed. are displayed. 3 to EXI0 are dis display is based generated. Sub- generated. Sub- generated. Sub- generated. (< > v generated. (< > v generated. (< > w (execution) occu- curs (trace packe	o. ond num played are di -switch -switch vill be e vill be e rs. t).	aber-of-execut d. l as bit strings. splayed. h is set to ON. h is set to OFF. explained later explained later	ed-instruction .) er.)
Sub: Address: Code: Instruction: EXT:	trigg Cyc infol Exe Insti The The TRO MAT OVF TRO JMF JMF OPC DAT	er point or the le numbers ge rmation. cution address ruction code or ruction mnemo states of exter types of trace STARTON STARTOFF CH CEND 2D <> 2D <	in the trace trace end f nerated by ses or bus of bus cycle onics or bus rnal input pi packets on START pa START pa MATCH pa Overflow of TRCEND p JMPD pac JMPD pac JMPDS pac Op code a Memory w	e buffer rame is analyz cycle a data is s types ns EXI o which cket is cket is ccurs. backet is ccurs. backe	r are displayed in s assumed to be sing branching an ddresses are dis displayed. are displayed. 3 to EXI0 are dis display is based generated. Sub- generated. Sub- generated. Sub- generated. Sub- generated. (< > v generated. (< ) (< ) (< ) (< ) (< ) (< ) (< ) (<	o. ond num played are di -switch -switch vill be e vill be e rs. t).	aber-of-execut d. l as bit strings. splayed. h is set to ON. h is set to OFF. explained later explained later	ed-instruction .) er.)
Sub: Address: Code: Instruction: EXT:	trigg Cyc infol Exe Insti The The TRO TRO JMF JMF JMF OPO DAT SFR	er point or the le numbers ge rmation. cution address ruction code or ruction mnemo states of exter types of trace STARTON STARTOFF TCH 2D <> 2D <2 2D	in the trace trace end f nerated by ses or bus of bus cycle of onics or bus rnal input pi packets on START pa MATCH pa Overflow of TRCEND p JMPD pac JMPD pac JMPD spac JMPD spac Op code a Memory we SFR write	e buffer rame is analyz cycle a data is s types ns EXI o which cket is cket is cccurs. backet is packet is gacket is	r are displayed in s assumed to be sing branching an ddresses are dis displayed. are displayed. 3 to EXI0 are dis display is based generated. Sub- generated. Sub- generated. Sub- generated. Sub- generated. (< > v generated. (< ) (< ) (< ) (< ) (< ) (< ) (< ) (<	o. ond num played are di -switch -switch vill be e vill be e rs. t).	aber-of-execut d. l as bit strings. splayed. h is set to ON. h is set to OFF. explained later explained later	ed-instruction .) er.)
Sub: Address: Code: Instruction: EXT:	trigg Cyc infol Exe Insti The The TRO MAT OVF TRO JMF JMF OPO DAT SFR	er point or the le numbers ge rmation. cution address ruction code or ruction mnemo states of exter types of trace STARTON STARTOFF TCH CEND PD <> PDS < PDS <pds <<="" <pds="" td=""><td>in the trace trace end f nerated by ses or bus of bus cycle bus cycle bus cycle onics or bus rnal input pi packets on START pa START pa MATCH pa Overflow of TRCEND p JMPD pac JMPDS pac JMPDS pac Op code a Memory we SFR write SFR read of</td><td>e buffer rame is analyz cycle a data is s types ns EXI which cket is cket is cket is packet is packet is packet is gacket is gacket is gacket is gacket is packet is packet is gacket is g</td><td>r are displayed in s assumed to be sing branching an ddresses are dis displayed. are displayed. 3 to EXI0 are dis display is based generated. Sub- generated. Sub- generated. Sub- generated. Sub- generated. (&lt;&gt; v generated. (&lt;&gt;</td><td>o. ond num played l are di -switch -switch vill be e vill be e rs. t).</td><td>aber-of-execut d. l as bit strings. splayed. h is set to ON. h is set to OFF. explained later explained later</td><td>ed-instruction .) er.)</td></pds>	in the trace trace end f nerated by ses or bus of bus cycle bus cycle bus cycle onics or bus rnal input pi packets on START pa START pa MATCH pa Overflow of TRCEND p JMPD pac JMPDS pac JMPDS pac Op code a Memory we SFR write SFR read of	e buffer rame is analyz cycle a data is s types ns EXI which cket is cket is cket is packet is packet is packet is gacket is gacket is gacket is gacket is packet is packet is gacket is g	r are displayed in s assumed to be sing branching an ddresses are dis displayed. are displayed. 3 to EXI0 are dis display is based generated. Sub- generated. Sub- generated. Sub- generated. Sub- generated. (<> v generated. (<>	o. ond num played l are di -switch -switch vill be e vill be e rs. t).	aber-of-execut d. l as bit strings. splayed. h is set to ON. h is set to OFF. explained later explained later	ed-instruction .) er.)
Sub: Address: Code: Instruction: EXT:	trigg Cyc infol Exe Insti The The TRO TRO JMF JMF JMF OPO DAT SFR	er point or the le numbers ge rmation. cution address ruction code or ruction mnemo states of exter types of trace STARTON STARTOFF CH CEND 2D <> 2D <> 2D 2D <td>in the trace trace end f nerated by ses or bus of bus cycle onics or bus rnal input pi packets on START pa START pa MATCH pa Overflow o TRCEND p JMPD pac JMPD pac JMPD pac JMPS pac Op code a Memory w Memory re SFR write SFR read iRAM writin</td> <td>e buffer rame is analyz cycle a data is s types ns EXI which cket is cket is ccurs. backet is ccurs. backet is g ccess rite occ occurs baccurs baccurs baccurs</td> <td>r are displayed in s assumed to be sing branching an ddresses are dis displayed. are displayed. 3 to EXI0 are dis display is based generated. Sub- generated. Sub- generated. Sub- generated. Sub- generated. (&lt; &gt; v generated. (&lt; ) (&lt;</td> <td>e 0. and num splayed l are di -switch -switch vill be e vill be e rs. t). t).</td> <td>aber-of-execut d. l as bit strings. splayed. h is set to ON. h is set to OFF. explained later explained later</td> <td>ed-instruction .) er.)</td>	in the trace trace end f nerated by ses or bus of bus cycle onics or bus rnal input pi packets on START pa START pa MATCH pa Overflow o TRCEND p JMPD pac JMPD pac JMPD pac JMPS pac Op code a Memory w Memory re SFR write SFR read iRAM writin	e buffer rame is analyz cycle a data is s types ns EXI which cket is cket is ccurs. backet is ccurs. backet is g ccess rite occ occurs baccurs baccurs baccurs	r are displayed in s assumed to be sing branching an ddresses are dis displayed. are displayed. 3 to EXI0 are dis display is based generated. Sub- generated. Sub- generated. Sub- generated. Sub- generated. (< > v generated. (< ) (< ) (< ) (< ) (< ) (< ) (< ) (<	e 0. and num splayed l are di -switch -switch vill be e vill be e rs. t). t).	aber-of-execut d. l as bit strings. splayed. h is set to ON. h is set to OFF. explained later explained later	ed-instruction .) er.)

SUB

"<>" indicates the following character strings. It indicates an instruction or an event that has caused branch.

NMI/INT	By occurrence of interrupt
EXP/TRAP	By occurrence of exception
RETI	By corresponding instruction
JMP	By corresponding instruction
JR	By corresponding instruction
JARL	By corresponding instruction
BcondNT	By corresponding instruction
Bcond	By corresponding instruction
CALLT	By corresponding instruction
SWITCH	By corresponding instruction
DISPOSE	By corresponding instruction
CTRET	By corresponding instruction
STORE	When WithPC is specified for data trace
LOAD	When WithPC is specified for data trace
FSTART	Forced start of trace

Sub-cycle

\* mark:

Trigger point (may shift slightly).

time = Displays Time Tag

**Remark** The Time Tag reflects a value when the CPU outputs branch information. The output of branch information has some delay from the time of actual execution, and the delay is not constant. Thus, the measurement value of the Time Tag has some error. Especially, please ignore the measurement result immediately after the execution, as it is unreliable.

#### [Remark]

## ftrace command

#### [Format]

ftrace statpos endpos filname [trace\_options]

#### [Parameters]

statpos:	Start trace position to be written into a file
endpos:	End trace position to be written into a file
filname:	Input a file name
trace_options:	The following parameters are available. The meaning is the same as for the trace
	command.
	[all pc data] [asm ttag1 ttag2] [subNN]

## [Function]

The ftrace command writes the contents of the trace buffer into a file.

#### [Note]

Carefully enter the parameters for this command because the command cannot be canceled once executed.

## ver command

[Format] ver

[Parameter] None

[Function]

The ver command displays the version of RTE-V850E/GP1-IE.