KIT-VR4133-TP

User's Manual (Rev.1.01)

RealTimeEvaluator

Software Version Up

* The latest RTE for Win32 (Rte4win32) can be down-loaded from following URL.
  http://www.midas.co.jp/download/english/program.htm

Notice

Trademarks

REVISION HISTORY

Rev.1.00	Mar. 18, 2003	Official first edition
Rev.1.01	Apr. 25, 2003	The register name of the SFR command is updated.

CONTENTS

1. OVERVIEW

KIT-VR4133-TP is the software that performs in-circuit emulation for systems that have NEC RISC micro processor VR4133 for debugging purposes. The hardware that can be used is RTE-1000-TP and RTE-2000-TP.

This manual describes how to use the KIT-VR4133-TP. Thus on using the product, please refer to the **RTE-XXXX-TP Hardware User's Manual** also, that is main part of whole debugging system.

This product comes with the following components. First check that none of the components are missing.

- RTE for Win32 (Rte4win32) Setup Disk
- User's manual (This manual)
- License sheet

2. HARDWARE SPECIFICATIONS

Emulation

Target device		VR4133	
RTE-TP format to be used		RTE-1000-TP	RTE-2000-TP
JTAG-IF cable		Standard cable	RTE-NEC/MICTOR38
Emulation functions			
	Operating frequency	Unlimited	
	Interface	JTAG/N-Wire	
	Operation voltage	1.8 - 5 V (*2)	
	JTAG clk	100 kHz - 25 MHz	
Break functions			
	Break by execution address event	2	
	Break setting by access event	2	
	Software break points	100	
	Step breaks	Supported	
	Manual breaks	Supported	
Trace function		None	
ROM emulation functions			
	Map function in block (USER/EMEM)	None	In 64k-word units
	Used as RAM	Not supported	Supported
	Memory capacity	8M - 32M bytes	8M - 128M bytes (*4)
	Access time	40 ns (35 ns) (*1)	35 ns (30 ns) (*1)
	Operation voltage	1.8 - 5 V (*2)	
	Electrical condition	LV-TTL, 5-V tolerant (*3)	
	Number of ROMs that can be emulated		
	DIP-32pin-ROM (8-bit ROM)	4 (max.)	
	DIP-40/42pin-ROM (16-bit ROM)	2 (max.)	4 (max.)
	Extend STD-16BIT-ROM connector	2 (max.)	4 (max.)
	Sizes of ROMs that can be emulated (bits)		
	DIP-32-ROM (8-bit bus)	1M, 2M, 4M, 8M (27C010/020/040/080)	
	DIP-40-ROM (16-bit bus)	1M, 2M, 4M (27C1024/2048/4096)	
	DIP-42-ROM (16-bit bus)	8M, 16M (27C8000/16000)	
	Extend STD-16BIT-ROM (16-bit bus)	1M, 2M, 4M, 8M, 16M, 32M, 64M, 128M, 256M	
	Bus width specification (bits)	8/16/32	8/16/32/64
Pin mask functions		NMI, INT	

*1, 2, 3: Values when RTE-1000-TP + CBL-STD16-32M or RTE-2000-TP + CBL-STD16-2K is used.

*2: Note that the DC characteristics of each cable may not electrically match when the supply voltage is 2.3 V or less.

*4: Up to four E.MEM boards can be mounted to RTE-2000-TP, and the maximum capacity is 128M bytes. Two E.MEM boards are necessary for the 32-bit width, and four are necessary for the 64-bit width. One board is necessary per ROM with an 8-bit bus width.

3. RTE for WIN32

This chapter describes the setting of RTE for WIN32.

Invoking ChkRTE2.exe

After finishing to connect to the user system and apply the power supply for all equipments, invoke ChkRTE2.exe to set up the configuration of "RTE for WIN32".

Please set up the "RTE for WIN32" configuration at least one time for newly installed hardware.

<Setup RTE-Products>



<Selecting RTE>

From Product List, select the VR4133-TP(xxx) located beneath the TP tree.

VR4133-TP(32Bit) : Usually, please specify this.

VR4133-TP(64Bit) : Please specify to do a register display by 64-Bit width by MULTI.

<Selecting I/F-1, I/F-2>

Select and specify the host interface that suitable for your system from pull-down menu. (The display in example shows that RTE-PCAT is assigned to address 200h)

<License>

Click the button to setup license checking with the license setup sheet attached to the KIT package. For detail, please refer to the document of "RTE for WIN32".

<Function test>

If RTE for WIN is properly connected to the user system and capable of debugging, the following dialog box appears upon the normal completion of the function test. In this state, control from the debugger is possible.

If an error occurs during the test, the user system has a failure or the JTAG/N-Wire cable is not properly connected. Check its connection.

Perform the ChkRTE2.exe function test after the RTE-xxxx-TP has been connected to the user system and the power to all the devices has been turned on.

4. INITIALIZATION COMMANDS

Before debugging can be started, system initialization is required, depending on hardware of the user system.

The following commands are available for system initialization. Be sure to set up correctly before start to use the system.

To use Multi

Use the following commands in Target window.

ENV command
* Specify pin mask.
* Specify JTAG clock.
* Others

ROM command
* Specify ROM emulation condition.

NC/NCD command
* Specify data cache area for debugger.

NSPB/NSPBD command
* Specify forbid software break area.

NROM/NROMD command
* Specify forced user area.

To use PARTNER

Use the following dialog boxes.

CPU Environ dialog
* Specify pin mask.
* Specify JTAG clock.
* Others

Emulation ROM dialog
* Specify ROM emulation condition.

NC/NCD command
* Specify data cache area for debugger.

NSPB/NSPBD command
* Specify forbid software break area.

NROM/NROMD command
* Specify forced user area.

5. INTERFACE SPECIFICATIONS

This chapter describes the specifications of the connectors used for the JTAG/N-Wire interface.

Pin arrangement table

Pin number	Signal name	Input/output (user side)	Treatment (user side)
A1	NC.	------	Open or Connection to the GND
A2	NC.	------	Open or Connection to the GND
A3	NC.	------	Open or Connection to the GND
A4	NC.	------	Open or Connection to the GND
A5	NC.	------	Open or Connection to the GND
A6	NC.	------	Open or Connection to the GND
A7	RMODE/JTDI	Input	4.7 k - 10 kΩ pullup
A8	JTCK	Input	4.7 k - 10 kΩ pullup
A9	JTMS	Input	4.7 k - 10 kΩ pullup
A10	JTDO	Output	22 - 33 Ω series resistor (recommended)
A11	JTRSTB	Input	4.7 k - 10 kΩ pulldown
A12	BKTGIO_L	Input/Output	4.7 k - 10 kΩ pullup
A13	NC.	------	Open

Pin number	Signal name	Input/output (user side)	Treatment (user side)
B1-B10	GND	------	Connection to the GND
B11	NC.	------	Open
B12	NC.	------	Open
B13	+3.3V	------	Connection to the +3.3-V power

Connectors

Manufacturer: KEL
Models: 8830E-026-170S (straight)
8830E-026-170L (right angle)
8831E-026-170L (right angle, fixing hardware attached)

Wiring on target system

1. Keep the wire from the CPU to the connector as short as possible.
   (100 mm or shorter is recommended.)
2. Output signals from CPU are recommended to be connected to connectors, via high-speed CMOS buffers of which power supply is the same one with CPU I/O buffers.

Layout of the connectors on the board

The figure below shows the physical layout of the connectors on the board.



Board end [Top View]

For details of the connectors and wiring, refer to the manual of RTE-XXXX-TP.

6. PRECAUTIONS

This chapter provides precautionary information on the use of KIT-VR4133-TP.

Precautions related to operation

1) Do not turn on the power to the user system while the power to RTE-xxxx-TP is off. Doing so can cause a malfunction.
2) RTE-xxxx-TP externally controls the debugging control circuit built into the CPU Consequently, RTE-xxxx-TP does not operate correctly unless the following conditions are satisfied:
   * RTE-xxxx-TP is properly connected to the user system using the N-Wire cable.
   * The power to the user system is on so that the CPU can run correctly.
3) At the time of ICE use, in a target, when RTCRST# signal is a low, it is required for a SIN/JTAGEN pin to be "1."

Precautions related to functions

1) This KIT corresponds to a 32-bit address space. It does not correspond to the address mode of 64-Bit.
2) A virtual address corresponds, only when TLB is in the state of always hitting statically.
3) Don't LOCK cache. When it LOCKs, neither break in the area, nor step execution and rewriting of a memory can be performed normally.
4) For further information, be sure to refer to the Release Note of the KIT.